

**NIST Internal Report**  
**NIST IR 8517 ipd**

# **Hardware Security Failure Scenarios**

*Potential Weaknesses in Hardware Design*

Initial Public Draft

Peter Mell  
Irena Bojanova

This publication is available free of charge from:  
<https://doi.org/10.6028/NIST.IR.8517.ipd>

**NIST Internal Report**  
**NIST IR 8517 ipd**

**Hardware Security Failure Scenarios**  
*Potential Weaknesses in Hardware Design*

Initial Public Draft

Peter Mell  
*Computer Security Division*  
*Information Technology Laboratory*

Irena Bojanova  
*Software and Systems Division*  
*Information Technology Laboratory*

This publication is available free of charge from:  
<https://doi.org/10.6028/NIST.IR.8517.ipd>

June 2024



U.S. Department of Commerce  
*Gina M. Raimondo, Secretary*

National Institute of Standards and Technology  
*Laurie E. Locascio, NIST Director and Under Secretary of Commerce for Standards and Technology*

Certain equipment, instruments, software, or materials, commercial or non-commercial, are identified in this paper in order to specify the experimental procedure adequately. Such identification does not imply recommendation or endorsement of any product or service by NIST, nor does it imply that the materials or equipment identified are necessarily the best available for the purpose.

There may be references in this publication to other publications currently under development by NIST in accordance with its assigned statutory responsibilities. The information in this publication, including concepts and methodologies, may be used by federal agencies even before the completion of such companion publications. Thus, until each publication is completed, current requirements, guidelines, and procedures, where they exist, remain operative. For planning and transition purposes, federal agencies may wish to closely follow the development of these new publications by NIST.

Organizations are encouraged to review all draft publications during public comment periods and provide feedback to NIST. Many NIST cybersecurity publications, other than the ones noted above, are available at <https://csrc.nist.gov/publications>.

#### **NIST Technical Series Policies**

[Copyright, Use, and Licensing Statements](#)

[NIST Technical Series Publication Identifier Syntax](#)

#### **Publication History**

Approved by the NIST Editorial Review Board on YYYY-MM-DD [will be added in final publication]

#### **How to Cite this NIST Technical Series Publication**

Mell P, Bojanova I (2024) Hardware Security Failure Scenarios: Potential Weaknesses in Hardware Design. (National Institute of Standards and Technology, Gaithersburg, MD), NIST Interagency or Internal Report (IR) NIST IR 8517 ipd. <https://doi.org/10.6028/NIST.IR.8517.ipd>

#### **Author ORCID iDs**

Peter Mell: 0000-0003-2938-897X

Irena Bojanova: 0000-0002-3198-7026

#### **Contact Information**

[nistir8517@nist.gov](mailto:nistir8517@nist.gov)

National Institute of Standards and Technology  
Attn: Computer Security Division, Information Technology Laboratory  
100 Bureau Drive (Mail Stop 8930) Gaithersburg, MD 20899-8930

#### **Public Comment Period**

June 13, 2024 – July 31, 2024

#### **Submit Comments**

[nistir8517@nist.gov](mailto:nistir8517@nist.gov)

National Institute of Standards and Technology  
Attn: Computer Security Division, Information Technology Laboratory  
100 Bureau Drive (Mail Stop 8930) Gaithersburg, MD 20899-8930

**Additional Information**

Additional information about this publication is available at <https://csrc.nist.gov/pubs/ir/8517/ipd>, including related content, potential updates, and document history.

**All comments are subject to release under the Freedom of Information Act (FOIA).**

1    **Abstract**

2    Historically, hardware has been assumed to be inherently secure. However, chips are both  
3    created with and contain complex software, and software is known to have bugs. Some of these  
4    bugs will compromise security. This publication evaluates the types of vulnerabilities that can  
5    occur, leveraging existing work on hardware weaknesses. For each type, a security failure  
6    scenario is provided that describes **how** the weakness could be exploited, **where** the weakness  
7    typically occurs, and **what** kind of damage could be done by an attacker. The 98 failure  
8    scenarios provided demonstrate the extensive and broadly distributed possibilities for  
9    hardware-related security failures.

10   **Keywords**

11   chips; design; failures; hardware; scenarios; security; vulnerability; weakness.

12   **Reports on Computer Systems Technology**

13   The Information Technology Laboratory (ITL) at the National Institute of Standards and  
14   Technology (NIST) promotes the U.S. economy and public welfare by providing technical  
15   leadership for the Nation’s measurement and standards infrastructure. ITL develops tests, test  
16   methods, reference data, proof of concept implementations, and technical analyses to advance  
17   the development and productive use of information technology. ITL’s responsibilities include  
18   the development of management, administrative, technical, and physical standards and  
19   guidelines for the cost-effective security and privacy of other than national security-related  
20   information in federal information systems.

21   **Audience**

22   This report is intended for a broad audience who wants to understand the many ways in which  
23   hardware can fail from a security perspective. This includes policymakers interested in  
24   information technology (IT) security, IT security officers, operation security staff who must  
25   secure deployed hardware, and developers of hardware. It is written for a technically oriented  
26   audience, but it does not require specific knowledge of hardware security.

27

## 28 **Call for Patent Claims**

29 This public review includes a call for information on essential patent claims (claims whose use  
30 would be required for compliance with the guidance or requirements in this Information  
31 Technology Laboratory (ITL) draft publication). Such guidance and/or requirements may be  
32 directly stated in this ITL Publication or by reference to another publication. This call also  
33 includes disclosure, where known, of the existence of pending U.S. or foreign patent  
34 applications relating to this ITL draft publication and of any relevant unexpired U.S. or foreign  
35 patents.

36 ITL may require from the patent holder, or a party authorized to make assurances on its behalf,  
37 in written or electronic form, either:

- 38 a) assurance in the form of a general disclaimer to the effect that such party does not hold  
39 and does not currently intend holding any essential patent claim(s); or
- 40 b) assurance that a license to such essential patent claim(s) will be made available to  
41 applicants desiring to utilize the license for the purpose of complying with the guidance  
42 or requirements in this ITL draft publication either:
  - 43 i. under reasonable terms and conditions that are demonstrably free of any unfair  
44 discrimination; or
  - 45 ii. without compensation and under reasonable terms and conditions that are  
46 demonstrably free of any unfair discrimination.

47 Such assurance shall indicate that the patent holder (or third party authorized to make  
48 assurances on its behalf) will include in any documents transferring ownership of patents  
49 subject to the assurance, provisions sufficient to ensure that the commitments in the assurance  
50 are binding on the transferee, and that the transferee will similarly include appropriate  
51 provisions in the event of future transfers with the goal of binding each successor-in-interest.

52 The assurance shall also indicate that it is intended to be binding on successors-in-interest  
53 regardless of whether such provisions are included in the relevant transfer documents.

54 Such statements should be addressed to: [nistir8517@nist.gov](mailto:nistir8517@nist.gov).

55	<b>Table of Contents</b>	
56	<b>1. Introduction</b>	<b>1</b>
57	<b>2. Background</b>	<b>2</b>
58	2.1. Weaknesses vs. Vulnerabilities	2
59	2.2. Weakness Data Fields	2
60	2.3. Weakness Abstractions	3
61	2.4. Weakness Views	3
62	2.4.1. Hardware Design View	3
63	2.4.2. Research Concepts View	4
64	2.4.3. Simplified Mapping of Published Vulnerabilities View	4
65	<b>3. Technical Approach</b>	<b>6</b>
66	3.1. Concept of Hardware Security Failure Scenarios	6
67	3.1.1. Determining How Weaknesses Occur	6
68	3.1.2. Determining Where Weaknesses Occur	6
69	3.1.3. Determining What Damage Weaknesses Allow	6
70	3.2. Creating Hardware Weakness Subgraphs	6
71	<b>4. Hardware Security Failure Scenarios</b>	<b>9</b>
72	4.1. Improper Access Control	9
73	4.2. Improper Adherence to Coding Standards	14
74	4.3. Improper Check or Handling of Exceptional Conditions	16
75	4.4. Improper Control of a Resource Through its Lifetime	18
76	4.5. Incorrect Comparison	22
77	4.6. Insufficient Control Flow Management	23
78	4.7. Protection Mechanism Failure	25
79	<b>5. Categories of Hardware Design Weaknesses</b>	<b>28</b>
80	5.1. Core and Compute Issues	28
81	5.2. Cross-Cutting Problems	28
82	5.3. Debug and Test Problems	30
83	5.4. General Circuit and Logic Design Concerns	30
84	5.5. Integration Issues	32
85	5.6. Manufacturing and Life Cycle Management Concerns	32
86	5.7. Memory and Storage Issues	34
87	5.8. Peripherals, On-chip Fabric, and Interface/IO Problems	34
88	5.9. Physical Access Issues and Concerns	36
89	5.10. Power, Clock, Thermal, and Reset Concerns	36

90	5.11. Privilege Separation and Access Control Issues .....	37
91	5.12. Security Flow Issues .....	38
92	5.13. Security Primitives and Cryptography Issues .....	39
93	<b>6. Comparison With Software Weaknesses .....</b>	<b>41</b>
94	<b>7. Software Assurance Trends Categories.....</b>	<b>45</b>
95	<b>8. Conclusion .....</b>	<b>48</b>
96	<b>References.....</b>	<b>49</b>
97	<b>Appendix A. List of Symbols, Abbreviations, and Acronyms.....</b>	<b>60</b>
98	<b>Appendix B. Analysis of the Complete Hardware Weakness Graph .....</b>	<b>61</b>
99	B.1. Hardware Design Category Overlay .....	61
100	B.2. Comparison of View-1000 and View-1194 Relationships.....	62
101	<b>Appendix C. Weakness Hierarchy — Improper Access Control .....</b>	<b>64</b>
102	<b>Appendix D. Weakness Hierarchy — Improper Adherence to Coding Standards.....</b>	<b>68</b>
103	<b>Appendix E. Weakness Hierarchy — Improper Check or Handling of Exceptional Conditions .....</b>	<b>69</b>
104	<b>Appendix F. Weakness Hierarchy — Improper Control of a Resource Through its Lifetime .....</b>	<b>70</b>
105	<b>Appendix G. Weakness Hierarchy — Incorrect Comparison .....</b>	<b>73</b>
106	<b>Appendix H. Weakness Hierarchy — Insufficient Control Flow Management .....</b>	<b>74</b>
107	<b>Appendix I. Weakness Hierarchy — Protection Mechanism Failure.....</b>	<b>75</b>
108	<b>List of Figures</b>	
109	<b>Fig. 1. Complete HW CWE graph created using View 1000 and View 1194.....</b>	<b>7</b>
110	<b>Fig. 2. HW CWE subgraph for pillar Improper Access Control (CWE-284) .....</b>	<b>10</b>
111	<b>Fig. 3. HW CWE subgraph for pillar Improper Adherence to Coding Standards (CWE-710) .....</b>	<b>15</b>
112	<b>Fig. 4. HW CWE subgraph for pillar Improper Adherence to Coding Standards (CWE-703) .....</b>	<b>17</b>
113	<b>Fig. 5. HW CWE subgraph for pillar Improper Control of a Resource Through its Lifetime (CWE-664) ..</b>	<b>19</b>
114	<b>Fig. 6. HW CWE subgraph for pillar Incorrect Comparison (CWE-697).....</b>	<b>23</b>
115	<b>Fig. 7. HW CWE subgraph for pillar Insufficient Control Flow Management (CWE-691) .....</b>	<b>24</b>
116	<b>Fig. 8. HW CWE subgraph for pillar Protection Mechanism Failure (CWE-693).....</b>	<b>26</b>
117	<b>Fig. 9. HW CWEs under the category Core and Compute Issues (CWE-1201) .....</b>	<b>28</b>
118	<b>Fig. 10. HW CWEs under the category Cross-Cutting Problems (CWE-1208) .....</b>	<b>29</b>
119	<b>Fig. 11. HW CWEs under the category Debug and Test Problems (CWE-1207).....</b>	<b>30</b>
120	<b>Fig. 12. HW CWEs under the category General Circuit and Logic Design Concerns (CWE-1199).....</b>	<b>31</b>
121	<b>Fig. 13. HW CWEs under the category Integration Issues (CWE-1197) .....</b>	<b>32</b>
122	<b>Fig. 14. HW CWEs under the category Manufacturing and Life Cycle Management Concerns (CWE-</b>	
123	<b>1195) .....</b>	<b>33</b>



124	<b>Fig. 15. HW CWEs under the category Memory and Storage Issues (CWE-1202) .....</b>	<b>34</b>
125	<b>Fig. 16. HW CWEs under the category Peripherals, On-chip Fabric, and Interface/IO Problems (CWE-</b>	
126	<b>1203) .....</b>	<b>35</b>
127	<b>Fig. 17. Figure 18. HW CWEs under the category Physical Access Issues and Concerns (CWE-1388) .....</b>	<b>36</b>
128	<b>Fig. 18. HW CWEs under the category Power, Clock, Thermal, and Reset Concerns (CWE-1206).....</b>	<b>37</b>
129	<b>Fig. 19. HW CWEs under the category Privilege Separation and Access Control Issues (CWE-1198) .....</b>	<b>38</b>
130	<b>Fig. 20. HW CWEs under the category Security Flow Issues (CWE-1196) .....</b>	<b>39</b>
131	<b>Fig. 21. HW CWEs under the category Security Primitives and Cryptography Issues (CWE-1205) .....</b>	<b>40</b>
132	<b>Fig. 22. HW CWE complete graph with View-1003 pillar and class CWEs that are not in View-1194</b>	
133	<b>highlighted .....</b>	<b>42</b>
134	<b>Fig. 23. HW CWE complete graph with View-1003 base CWEs that overlap with View-1194 highlighted</b>	
135	<b>.....</b>	<b>43</b>
136	<b>Fig. 24. HW CWE complete graph with memory-related weaknesses highlighted .....</b>	<b>44</b>
137	<b>Fig. 25. View-699 CWEs that overlap with View-1194 highlighted .....</b>	<b>45</b>
138	<b>Fig. 26. The 12 CWEs in both View-1194 and View-699 .....</b>	<b>47</b>
139	<b>Fig. 27. HW CWE Category Graph: Improper Access Control .....</b>	<b>65</b>
140		

## 141 1. Introduction

142 Historically, hardware has been viewed as “an immutable root-of-trust” with no security issues  
143 [1]. It has been assumed to be inherently secure. However, chips are created with and contain  
144 complex software, and software is known to have bugs. It is not unusual to have 1-25 bugs per  
145 1000 lines of code for delivered software [2], and some of these bugs will have security  
146 implications. Further complicating matters, many of these bugs are hard-coded onto silicon,  
147 which can make mitigation challenging.

148 This work describes and categorizes ways in which computer hardware (HW) (i.e., chips) can fail  
149 from a security perspective. It does this by enumerating 98 scenarios that represent potential  
150 weaknesses in the programming and physical aspects of HW design. The purpose is to highlight  
151 the dangers of vulnerabilities potentially being introduced into the HW design process.

152 The Common Weakness Enumeration (CWE) [8][9] is a list of weaknesses. In this context, a  
153 weakness is defined as “a condition in a software, firmware, hardware, or service component  
154 that, under certain circumstances, could contribute to the introduction of vulnerabilities” [4].  
155 CWE designators of the form (CWE-XXXX) are given to each of the 934 listed weaknesses (as of  
156 January 26, 2024). Each weakness entry contains complex, multi-page data elements with  
157 detailed security information. Since the inception of CWEs, a primary focus has been software  
158 weaknesses, while coverage of hardware-specific weaknesses has been more recent. All CWEs  
159 can be viewed by using the ‘ID Lookup’ search box on the CWE webpage [9].

160 As of April 29, 2024, the HW CWE Special Interest Group (HW CWE SIG) [5] has curated a list of  
161 108 HW CWEs focused on HW design issues. The list includes a few CWEs that were created for  
162 software weaknesses but that are also relevant to HW weaknesses. These ‘software’ CWEs have  
163 been expanded to include HW-specific details and examples. However, the majority of the  
164 CWEs on the list are HW-specific and do not apply to the software domain. This indicates that  
165 HW security is fundamentally different from software security, despite the fact that both are  
166 created with and contain code. This publication demonstrates the uniqueness of HW security  
167 and the very different challenges presented compared to software security. At the same time,  
168 HW can contain weaknesses commonly found in software, and an HW weakness may be linked  
169 in a chain of weaknesses that include software weaknesses.

170 The HW security failure scenarios in this publication are based on the HW CWEs. For the  
171 purposes of this publication, an HW security failure scenario briefly describes how an attacker  
172 can cause a particular type of damage where the exploit typically occurs. Focusing on  
173 weaknesses enables one to look at the set of potential dangers, inclusive of and beyond the set  
174 of publicly published vulnerabilities. While reasonably comprehensive, the failure scenarios are  
175 not intended to provide exhaustive coverage. Their purpose is to highlight the significant  
176 danger presented by each HW weakness.

177

## 178 **2. Background**

179 This section provides the background for understanding the technical approach and  
180 categorization system used in creating and organizing the HW security failure scenarios.  
181 Readers interested in simply perusing the failure scenarios without understanding how they  
182 were derived or organized should go directly to Sec. 4.

### 183 **2.1. Weaknesses vs. Vulnerabilities**

184 A weakness can also be defined as a bug or fault type that can be exploited through an  
185 operation that results in a security-relevant error [3]. The word ‘type’ is critical as it conveys  
186 that a weakness is a concept that can be instantiated in software or hardware; a weakness is  
187 not specific to a particular program or chip. A vulnerability, however, is tied to a specific piece  
188 of code or chip. A vulnerability is an instantiation of a weakness. Complicating matters, some  
189 vulnerabilities arise only in the context of a chain of weaknesses [3].

190 Vulnerabilities are enumerated in the Common Vulnerabilities and Exposures (CVE) list [6]. The  
191 National Vulnerability Database contains details on each CVE [7]. There are over 25,000 CVEs  
192 published annually, with the rate usually growing each year. As of February 22, 2024 only 131  
193 of these are HW CVEs.

### 194 **2.2. Weakness Data Fields**

195 Every weakness in the CWE is described by a set of elements. The following are the CWE data  
196 fields leveraged in the creation of the HW failure scenarios:

- 197 1. **Description/Extended Description** — Detailed explanation of the fault type
- 198 2. **Relationships/Memberships** — Taxonomic information to organize weaknesses into  
199 hierarchies and categories
- 200 3. **Modes of Introduction** — Descriptions of the life cycle phase where the CWE can be  
201 introduced
- 202 4. **Applicable Platforms** — Involved languages and technologies
- 203 5. **Common Consequences** — Affected security attributes along with likelihoods (e.g.,  
204 confidentiality, integrity, availability, access control, authentication, and authorization)
- 205 6. **Demonstrative Examples** — Hypothetical examples of the weakness
- 206 7. **Observed Examples** — Actual observed examples of the weakness, usually with CVE  
207 references
- 208 8. **Potential Mitigations** — Protection methods

## 209 **2.3. Weakness Abstractions**

210 The CWE weaknesses model is composed of four layers of abstraction: pillar (P), class (C), base  
211 (B), and variant (V)<sup>1</sup>. The abstraction reflects the extent to which issues are being described in  
212 terms of five dimensions: behavior, property, technology, language, and resource. Variant  
213 weaknesses are at the most specific level of abstraction and describe at least three dimensions.  
214 Base weaknesses are more abstract than variants and more specific than classes; they describe  
215 two to three dimensions. Class weaknesses are very abstract and not typically specific about  
216 any language or technology; they describe one to two dimensions. Pillar weaknesses are at the  
217 highest level of abstraction. In this work, pillars and classes are used to organize the HW  
218 security failure scenarios.

## 219 **2.4. Weakness Views**

220 CWE designators of the form (CWE-XXXX) are given to weaknesses, views, and categories. A  
221 view provides a hierarchical organization of CWEs from a particular perspective (e.g., software  
222 development, research, and hardware design). A category is a simpler construct that groups a  
223 set of CWEs that have some similarity. Views may contain categories within their hierarchy.

224 As of February 9, 2024, the CWE contains 49 views and 374 categories. There are three views  
225 pertinent to this work: Hardware Design view ([CWE-1194](#)), Research Concepts view ([CWE-](#)  
226 [1000](#)), and the Weaknesses for Simplified Mapping of Published Vulnerabilities view ([CWE-](#)  
227 [1003](#)).

### 228 **2.4.1. Hardware Design View**

229 The Hardware Design view ([CWE-1194](#)) organizes the 108 HW weakness CWEs using 13  
230 categories. This view is a three-level hierarchy with CWE-1194 as its root, the 13 categories<sup>2</sup> as  
231 children of the root, and a tree of HW weakness CWEs under each category. HW weaknesses  
232 may occur under multiple categories, although most do not.

233 The 13 categories of HW design weaknesses are:

- 234 1. Core and Compute Issues ([CWE-1201](#))
- 235 2. Cross-Cutting Problems ([CWE-1208](#))
- 236 3. Debug and Test Problems ([CWE-1207](#))
- 237 4. General Circuit and Logic Design Concerns ([CWE-1199](#))
- 238 5. Integration Issues ([CWE-1197](#))
- 239 6. Manufacturing and Life Cycle Management Concerns ([CWE-1195](#))
- 240 7. Memory and Storage Issues ([CWE-1202](#))

---

<sup>1</sup> A compound element (linking together weaknesses) associates two or more interacting or co-occurring CWEs. None of the HW CWEs are of the compound abstraction.

<sup>2</sup> Section 5 provides details on the 13 categories.

- 241 8. Peripherals, On-chip Fabric, and Interface/IO Problems ([CWE-1203](#))
- 242 9. Physical Access Issues and Concerns ([CWE-1388](#))
- 243 10. Power, Clock, Thermal, and Reset Concerns ([CWE-1206](#))
- 244 11. Privilege Separation and Access Control Issues ([CWE-1198](#))
- 245 12. Security Flow Issues ([CWE-1196](#))
- 246 13. Security Primitives and Cryptography Issues ([CWE-1205](#))

#### 247 **2.4.2. Research Concepts View**

248 The Research Concepts view ([CWE-1000](#)) organizes all weakness CWEs by the method through  
249 which an exploitation can occur. It is a directed acyclic graph with a single source node, [CWE-](#)  
250 [1000](#). In this hierarchy, some CWEs can have multiple parents, and all of them have [CWE-1000](#)  
251 as their oldest ancestor. These properties allow a CWE (even one with only one parent) to  
252 possibly be reached through multiple paths from the root.

253 The children of [CWE-1000](#) are 10 pillars that organize the weakness CWEs. The pillar CWEs  
254 marked with \* contain HW CWEs. However, none of these pillars are hardware-specific and  
255 cover many software security weaknesses as well.

- 256 1. Improper Access Control ([CWE-284](#)) \*
- 257 2. Improper Adherence to Coding Standards ([CWE-710](#)) \*
- 258 3. Improper Check or Handling of Exceptional Conditions ([CWE-703](#)) \*
- 259 4. Improper Control of a Resource Through its Lifetime ([CWE-664](#)) \*
- 260 5. Improper Interaction Between Multiple Correctly-Behaving Entities ([CWE-435](#))
- 261 6. Improper Neutralization ([CWE-707](#))
- 262 7. Incorrect Calculation ([CWE-682](#))
- 263 8. Incorrect Comparison ([CWE-697](#))\*
- 264 9. Insufficient Control Flow Management ([CWE-691](#)) \*
- 265 10. Protection Mechanism Failure ([CWE-693](#)) \*

#### 266 **2.4.3. Simplified Mapping of Published Vulnerabilities View**

267 The Weaknesses for Simplified Mapping of Published Vulnerabilities view ([CWE-1003](#)) organizes  
268 the weaknesses that are most commonly seen in software CVEs to assist organizations that deal  
269 with such data (e.g., vulnerability databases and security tool vendors).

270 It is a three-level tree with [CWE-1003](#) as its root (i.e., there is only one path to each CWE, and  
271 all CWEs have exactly one parent). It has no categories and organizes the CWEs by pillars and  
272 classes. The children of the root are 35 classes and two pillars. It contains a total of 130

273 weaknesses, and only three of these weaknesses are also HW CWEs ([CWE-203](#), [CWE-276](#), and  
274 [CWE-319](#)).

### 275 **3. Technical Approach**

276 This section describes the concept of a hardware security failure scenario and the approach to  
277 creating weakness graphs to organize them.

#### 278 **3.1. Concept of Hardware Security Failure Scenarios**

279 For the purposes of this work, a hardware security failure scenario describes a malicious entity  
280 (e.g., human attacker or automated malware) leveraging a weakness to violate security policy.  
281 Each failure scenario has three aspects: **how** the weakness could be exploited, **where** the  
282 weakness typically occurs, and **what** kind of damage could be done.

283 While reasonably comprehensive, the failure scenarios are not intended to provide exhaustive  
284 coverage. Their purpose is to highlight the dangers presented by each HW weakness.

##### 285 **3.1.1. Determining How Weaknesses Occur**

286 The ‘Extended Description’ and ‘Modes of Introduction’ sections of each CWE entry provide  
287 information on how an HW CWE can occur. The CWE Research Concepts view ([CWE-1000](#))  
288 organizes HW CWEs by abstractions of behavior. The path of nodes from the Research Concepts  
289 view root to the HW CWE under analysis describes how a weakness can occur with increasing  
290 granularity as the path is traversed. Some HW CWEs have multiple paths that typically describe  
291 simultaneously occurring behaviors and provide a more complete picture of how these CWEs  
292 occur.

##### 293 **3.1.2. Determining Where Weaknesses Occur**

294 The Hardware Design view ([CWE-1194](#)) organizes the HW CWEs into 13 categories. They  
295 generally describe where an HW CWE can occur, potentially from different points of view (e.g.,  
296 physically on the chip, security operations, and life cycle). Section 5 describes each of these  
297 categories and the CWE classes associated with them. The ‘Extended Description’ of each CWE  
298 is usually helpful in determining the “where.”

##### 299 **3.1.3. Determining What Damage Weaknesses Allow**


300 The CWE entry ‘Common Consequences’ section provides a high-level list of the security areas  
301 affected (e.g., access control, confidentiality, integrity, and availability) and the technical  
302 impacts (e.g., read data, modify data, bypass access control). The ‘Observed Examples’ section  
303 provides more granular and concrete damage explanations that are often useful for creating  
304 failure scenarios. The ‘Extended Description’ section often discusses potential damage.

#### 305 **3.2. Creating Hardware Weakness Subgraphs**

306 The failure scenarios are organized by their associated HW CWEs. The HW CWEs are primarily  
307 organized by the Research Concepts view ([CWE-1000](#)) and then secondarily by the Hardware

308 view ([CWE-1194](#)). This approach provides directed graphs that hierarchically show **how** HW  
309 CWEs occur at increasing levels of granularity as the graph is traversed and additional  
310 information is added about **where** the weaknesses can occur.

311 Figure 1 shows the complete HW CWE graph, all of the HW CWEs, and the non-HW CWEs  
312 necessary to connect them together.



313

314

**Fig. 1. Complete HW CWE graph created using View 1000 and View 1194**

315 The HW CWE graph contains a root node for each of the seven Research Concepts view ([CWE-](#)  
316 [1000](#)) pillars that contain HW CWEs. It shows the Hardware Design view ([CWE-1194](#)) categories



317 to which each CWE belongs and the view from which each relationship was defined. It also  
318 shows the abstraction for each CWE pillar, class, base, and variant.

319 Section 4 shows the subgraphs of the CWEs reachable from each respective HW-associated  
320 pillar. Appendix B provides an analysis and statistics for Fig. 1 and describes the algorithm used  
321 for the construction of the graphs. Appendix C through Appendix I provide an alternative  
322 textual view of the pillar subtrees using a strict hierarchical tree layout. This latter approach is  
323 convenient for a quick perusal of the HW CWEs but cannot capture the complex relationships  
324 that only become apparent from the complete graph view.

325 The HW CWE graphs in this publication primarily use arrows to show the relationships between  
326 the CWEs and colors to quickly provide additional information about each CWE (e.g., the HW  
327 category it belongs to and the abstraction). For readers with difficulties discerning the colors,  
328 this same information is available for each CWE on the associated CWE web page and can be  
329 accessed using the format <https://cwe.mitre.org/data/definitions/XXX.html>, where XXX is  
330 replaced with the CWE number.

331

## 332 **4. Hardware Security Failure Scenarios**

333 The HW security failure scenarios were created by reviewing the full CWE entries, extracting the  
334 three failure scenario aspects (the ‘how’, ‘when’, and ‘what’ from Sec. 3.1), and then writing a  
335 short summary of those aspects.

336 This section contains an enumeration of 98 HW security failure scenarios distributed among the  
337 CWE pillars as follows:

- 338 1. Improper Access Control ([CWE-284](#), 43 scenarios)
- 339 2. Improper Adherence to Coding Standards ([CWE-710](#), 14 scenarios)
- 340 3. Improper Check or Handling of Exceptional Conditions ([CWE-703](#), five scenarios)
- 341 4. Improper Control of a Resource Through its Lifetime ([CWE-664](#), 40 scenarios)
- 342 5. Incorrect Comparison ([CWE-697](#), one scenario)
- 343 6. Insufficient Control Flow Management ([CWE-691](#), 11 scenarios)
- 344 7. Protection Mechanism Failure ([CWE-693](#), 15 scenarios)

345 The presence of a failure scenario in a product indicates the presence of the associated  
346 weakness and an issue with one of the above pillars.

347 A small number of HW CWEs fall under multiple pillars. For these CWEs, the associated security  
348 failure scenario is located in the section for the pillar that qualitatively has the strongest linkage  
349 to the CWE. The full CWE Research Concepts view graph in Appendix B shows which HW CWEs  
350 are shared under which pillars.

351 The HW CWEs are grouped by the classes underlying the pillar. The CWE Research Concepts  
352 view often provides finer grained delineations (e.g., organizing bases and variants under other  
353 bases or providing subclasses under classes). For clarity of reading, this additional information is  
354 provided in the associated figures for each subsection with directed subgraphs of the HW CWEs  
355 under each pillar.

### 356 **4.1. Improper Access Control**

357 The CWE Improper Access Control ([CWE-284](#)) applies when a “product does not restrict or  
358 incorrectly restricts access to a resource from an unauthorized actor.” Access control involves  
359 the use of protection mechanisms, such as:


- 360 • Authentication (i.e., proving the identity of an actor)
- 361 • Authorization (i.e., ensuring that a given actor can access a resource)
- 362 • Accountability (i.e., tracking activities that were performed)

363 The HW CWEs under this pillar occur within the following pillar/class hierarchy. The CWEs  
364 marked with \* are HW CWEs.

365 CWE-284 P Improper Access Control

- 366 • [CWE-1263](#) C Improper Physical Access Control \*
- 367 • [CWE-1294](#) C Insecure Security Identifier Mechanism \*
- 368 • [CWE-285](#) C Improper Authorization

369 Figure 2 shows the directed graph of HW CWEs under this pillar with their parent-child  
370 relationships.



371  
372 **Fig. 2. HW CWE subgraph for pillar Improper Access Control (CWE-284)**

373 The HW class Improper Physical Access Control ([CWE-1263](#)) has one HW CWE child ([CWE-1243](#)).  
374 The security failure scenario is:

- 375 1. A malicious human can leverage physical access to obtain restricted information
- 376 because the physical security features are insufficient [[CWE-1263](#)].
- 377 a. During debug operations, an untrusted agent can read security-sensitive device
- 378 information (e.g., encryption keys and manufacturing data) that is permanently

379 stored in fuses but loaded into protected registers due to code that does not  
380 take the debug mode into account [[CWE-1243](#)].

381 The HW class Insecure Security Identifier Mechanism ([CWE-1294](#)) has five HW CWE children.  
382 The security failure scenarios are:

- 383 1. A malicious agent can initiate an unauthorized transaction (e.g., read, write, program,  
384 reset, fetch, compute) by taking advantage of incorrectly implemented security  
385 identifiers that define the privilege level of the agent in a system-on-a-chip (SoC) [[CWE-](#)  
386 [1294](#)].
  - 387 a. A malicious agent on an SOC may assign itself inappropriate security tokens to  
388 give itself additional privileges (e.g., read, write, fetch, program, compute, reset)  
389 because the security tokens are improperly protected [[CWE-1259](#)].
  - 390 b. A malicious agent can gain inappropriate privileges over assets due to an  
391 incorrect assignment of security tokens to agents. A single token may be  
392 assigned to multiple agents, or multiple tokens may be assigned to a single agent  
393 [[CWE-1270](#)].
  - 394 c. A malicious agent can gain unauthorized access to an asset by taking advantage  
395 of the incorrect decoding of security identifier information in bus-transaction  
396 signals [[CWE-1290](#)].
  - 397 d. An agent can gain unauthorized access to an asset by taking advantage of a  
398 bridge incorrectly performing a protocol conversion between agents that use  
399 different bus protocols [[CWE-1292](#)].
  - 400 e. A security identifier is not included with an agent-to-agent transaction. This can  
401 result in a denial of service (DoS) for the agent's requests or the ability of a  
402 malicious agent to enact unauthorized actions due to inappropriate handling of  
403 the missing identifier by the destination agent [[CWE-1302](#)].

404 The non-HW class Improper Authorization ([CWE-285](#)) has five security failure scenarios:

- 405 1. Malicious software can take advantage of software-controllable device functionality  
406 (e.g., power control, clock management, and memory access) to modify  
407 registers/memory or to perform side-channel attacks without the need for physical  
408 access to the chip [[CWE-1256](#)].
- 409 2. A malicious actor at an outsourced semiconductor assembly and test (OSAT) facility can  
410 take advantage of logic errors in debug interconnections to obtain improper access to  
411 sensitive information for chips in the more vulnerable pre-production stage [[CWE-1297](#)].
- 412 3. An attacker can modify the hardware-stored firmware version number used in the  
413 secure or verified boot process. The attacker can then execute older vulnerable versions  
414 of firmware with plans to exploit known vulnerabilities and possibly prevent upgrades  
415 [[CWE-1328](#)].
- 416 4. Malicious software can change non-write-protected parametric data values, thus  
417 changing the unit conversion/scaling for sensor reporting (e.g., thermal, power, voltage,

418 current, and frequency). This can cause hardware to operate outside of design limits  
419 even though the limit values themselves have not been modified [[CWE-1314](#)].

420 5. A human can use a physical debug or test interface to obtain sensitive information from  
421 an asset due to an incorrect debug access level assignment [[CWE-1244](#)].

422 There are 27 non-class HW CWEs that are direct children of pillar Improper Access Control  
423 ([CWE-284](#)). The security failure scenarios are:

424 1. An attacker with physical access to a chip can leverage a lack of or faults in debug/test  
425 interface access control to read and set registers (e.g., via a scan chain using a Joint Test  
426 Action Group [JTAG] interface) and bypass normal on-chip protections [[CWE-1191](#)].

427 2. Malicious code on a device may leverage a lack of granularity in hardware access control  
428 to read or modify assets (e.g., device configuration and keys) by taking advantage of  
429 unintended privileges [[CWE-1220](#)].

430 3. New functionality may not be implementable because a programmable lock bit set  
431 during the boot process prevents an unnecessarily large address region from being  
432 written [[CWE-1222](#)].

433 4. Malicious code can take advantage of an improper implementation of write-once  
434 register bits to reprogram system settings (e.g., boot time configuration) [[CWE-1224](#)].

435 5. Attackers may unlock a secured system by leveraging design or code errors to modify  
436 trusted lock bits that should have their values immutable after the initial set, thereby  
437 enabling writes to protected registers or address regions [[CWE-1231](#)].

438 6. Attackers can gain full read-write access to a device by accessing undocumented  
439 features (typically put there to allow for easy developer testing) that circumvent  
440 security controls. These are often implemented as “chicken bits” — undocumented bits  
441 that disable security features [[CWE-1242](#)].

442 7. Attackers can write malicious code to memory and then execute it because the central  
443 processing unit (CPU) does not support a bit that defines read-only and write-only  
444 regions of memory. This can also happen if the CPU relies on an improperly configured  
445 memory protection unit (MPU) and memory management unit (MMU) for read and  
446 write exclusivity [[CWE-1252](#)].

447 8. Attackers can access protected memory regions and perform both read and write by  
448 using memory alias addresses (i.e., redundant addresses that point to the same memory  
449 region) or mirrored memory regions that do not have the same protections. An attacker  
450 could possibly create memory address aliases to perform such an attack [[CWE-1257](#)].

451 9. Lower privilege software can write to memory regions for higher privileged software  
452 due to overlapping memory regions, thus enabling malicious software to perform  
453 privilege escalation or a DoS attack [[CWE-1260](#)].

454 10. Malicious software can access registers that provide hardware functionality interfaces  
455 due to an access control fault, allowing confidentiality and integrity violations [[CWE-](#)  
456 [1262](#)].

- 457 11. A malicious agent on an SoC may gain inappropriate or even full access to another agent  
458 when sending a bus transaction because the policy encoder mapping bus transactions to  
459 security tokens uses an obsolete encoding [[CWE-1267](#)].
- 460 12. A malicious agent can take advantage of improperly granted hardware control policy  
461 privileges to grant themselves read or write privileges over a protected resource (e.g.,  
462 register-stored encryption keys) [[CWE-1268](#)].
- 463 13. An attacker can change or replace boot loader code by leveraging inadequate access  
464 control for the volatile memory (VM) in which the code is copied. This code is copied  
465 from non-volatile memory (NVM) to VM and then authenticated by the SoC read-only  
466 memory (ROM) code, but it is vulnerable to change after this occurs [[CWE-1274](#)].
- 467 14. Hardware intellectual property (IP) — an independently developed component — may  
468 be improperly connected to its parent and result in security risks due to incorrectly  
469 connected signaling. Functionality may be maintained but security weakened, enabling  
470 unauthorized access by external agents [[CWE-1276](#)].
- 471 15. Malicious code can modify the registers containing the attestation data that measures  
472 the boot code (i.e., secure hashes of the boot code), thereby enabling altered boot code  
473 to be executed without being detected [[CWE-1283](#)].
- 474 16. A human can obtain unauthorized access permissions through a test access port (TAP)  
475 or similar design element by leveraging logic errors that misconfigure the  
476 interconnections of debug components [[CWE-1296](#)].
- 477 17. When a product is powering down, an attacker can modify the configuration state being  
478 saved to persistent storage to alter the security or safety configuration upon restart  
479 (e.g., modify privileges, disable protections, or damage hardware) [[CWE-1304](#)].
- 480 18. Malicious software can bypass access controls by leveraging a bridge between IP blocks  
481 that use different fabric protocols (i.e., interconnecting components) that is incorrectly  
482 translating security attributes from one protocol to another [[CWE-1311](#)].
- 483 19. An attacker can bypass a firewall in an on-chip fabric by writing to an unprotected  
484 mirrored memory region that then propagates the changes to the original data [[CWE-](#)  
485 [1312](#)].
- 486 20. An attacker can leverage a hardware feature that allows for the activation of test or  
487 debug logic at runtime, thus enabling unauthorized reads and modifications to system  
488 data and bus messages [[CWE-1313](#)].
- 489 21. A malicious IP responder in a fabric may initiate control transactions to other devices  
490 through an incorrectly set register bit that allows an IP block to access other peripherals  
491 [[CWE-1315](#)].
- 492 22. Protected and unprotected memory regions for an on-chip fabric may have overlapping  
493 mappings (either accidentally or intentionally and maliciously) that enable an attacker to  
494 send a transaction that modifies protected memory [[CWE-1316](#)].

- 495 23. An attacker can gain unauthorized access to an IP block by leveraging a lack of access  
496 control checks by a fabric bridge that is translating transactions between two different  
497 protocols [[CWE-1317](#)].
- 498 24. A malicious agent can cause hardware to operate outside of its design limits (potentially  
499 causing physical damage) by disabling sensor alerts or initiate a DoS attack by  
500 generating alerts. The attacker may also disrupt the response mechanism that receives  
501 the alerts [[CWE-1320](#)].
- 502 25. An attacker can read security-sensitive traces (i.e., log data of IP blocks) from trace  
503 aggregation IP blocks that either store this data in unprotected memory or allow  
504 transport to unprivileged users (e.g., via a debug-trace port). These traces can include  
505 instructions executed from a CPU, transaction types and destinations from a fabric, and  
506 cryptographic keys from cryptographic coprocessors [[CWE-1323](#)].
- 507 26. An attacker can make unauthorized use of hardware error injection capabilities  
508 (normally used for testing) to disrupt redundant IP blocks, thereby degrading  
509 redundancy or forcing the IP component into a degraded operational mode [[CWE-1334](#)].
- 510 27. An attacker can bypass access control-protected assets by using unprotected alternate  
511 paths (e.g., shadow registers and external interfaces) [[CWE-1299](#)].

## 512 4.2. Improper Adherence to Coding Standards


513 The CWE Improper Adherence to Coding Standards ([CWE-710](#)) applies when a “product does  
514 not follow certain coding rules for development, which can lead to resultant weaknesses or  
515 increase the severity of the associated vulnerabilities.”

516 The HW CWEs under this pillar occur within the following pillar/class hierarchy. The CWEs  
517 marked with \* are HW CWEs.

### 518 CWE-710 P Improper Adherence to Coding Standards

- 519 • [CWE-573](#) C Improper Following of Specification by Caller
- 520 • [CWE-684](#) C Incorrect Provision of Specified Functionality
- 521 • [CWE-1059](#) C Insufficient Technical Documentation \*
- 522 • [CWE-1357](#) C Reliance on Insufficiently Trustworthy Component \*
- 523 • [CWE-657](#) C Violation of Secure Design Principles

524 Figure 3 shows the directed graph of HW CWEs under this pillar with their parent-child  
525 relationships.



526

527

**Fig. 3. HW CWE subgraph for pillar Improper Adherence to Coding Standards (CWE-710)**

528

Under the non-HW class Improper Following of Specification by Caller ([CWE-573](#)), there is one security failure scenario:

529

530

1. An attacker can decipher cryptographic output because the cryptographic algorithm used by the IP block does not implement a required step [[CWE-325](#)].

531

532

Under the non-HW class Incorrect Provision of Specified Functionality ([CWE-684](#)), there are two security failure scenarios:

533

534

1. An attacker can compromise security due to an IP block that fails to perform according to its specification [[CWE-440](#)].

535

536

2. Attackers can cause a DoS or possibly gain privileges by providing input to a finite state machine (FSM) that drives it in an undefined state (the FSM code does not cover all possible state transitions) [[CWE-1245](#)].

537

538

539

No security failure scenarios were written for HW class Insufficient Technical Documentation ([CWE-1059](#)) because it is too general to do so.

540

541

The HW class Reliance on Insufficiently Trustworthy Component ([CWE-1357](#)) has two security failure scenarios:

542



543 1. Attackers can compromise an SoC because it relies on the composition of IP blocks, one  
544 of which is untrustworthy [[CWE-1357](#)].

545 2. Attackers can compromise an SoC because it contains a vulnerable component that  
546 cannot be updated (e.g., firmware or ROM used in secure booting) [[CWE-1329](#)] [[CWE-](#)  
547 [1277](#)] [[CWE-1310](#)].

548 Under the non-HW class Violation of Secure Design Principles ([CWE-657](#)), there are three  
549 security failure scenarios:

550 1. An attacker can gain unauthorized access to IP blocks if the secure operation of an SoC is  
551 not achieved because the IP blocks are not securely and uniquely identified (e.g.,  
552 missing, ignored, or insufficient identifiers) [[CWE-1192](#)].

553 2. A malicious agent can access sensitive assets because multiplexed resources (e.g., pins  
554 that are used by both trusted and untrusted agents but not at the same time) do not  
555 properly isolate accessible assets (e.g., between trusted and untrusted agents) [[CWE-](#)  
556 [1189](#)].

557 3. An attacker can use timing channels to infer sensitive data when a network-on-chip  
558 (NoC) does not provide proper isolation on the fabric and other resources between  
559 trusted and untrusted agents [[CWE-1331](#)].

560 One non-class HW CWE is a direct child of pillar Improper Adherence to Coding Standards  
561 ([CWE-710](#)). It has one security failure scenario:

562 1. An attacker can compromise a hardware state by writing to reserved bits (i.e., unused  
563 bits reserved for future functionality) that were covertly activated by developers for  
564 debugging or undocumented capabilities [[CWE-1209](#)].

### 565 **4.3. Improper Check or Handling of Exceptional Conditions**


566 The CWE Improper Adherence to Coding Standards ([CWE-703](#)) applies when a “product does  
567 not properly anticipate or handle exceptional conditions that rarely occur during normal  
568 operation of the product.”

569 The HW CWEs under this pillar occur within the following pillar/class hierarchy. The CWEs  
570 marked with \* are HW CWEs.

#### 571 CWE-703 P Improper Check or Handling of Exceptional Conditions

- 572 • [CWE-1384](#) C Improper Handling of Physical or Environmental Conditions \*

573 Figure 4 shows the digraph of hardware CWEs under this pillar with their parent-child  
574 relationships.



575

576

**Fig. 4. HW CWE subgraph for pillar Improper Adherence to Coding Standards (CWE-703)**

577

The HW class Improper Handling of Physical or Environmental Conditions ([CWE-1384](#)) has five security failure scenarios:

578

579

1. An attacker can leverage natural or maliciously created design-limit-exceeding physical or environmental conditions (e.g., atmospheric, electromagnetic interference, lasers, power variance, overclocking, component aging, cosmic radiation) to compromise the secure operations of a chip [[CWE-1384](#)].

580

581

582

583

- a. An attacker can compromise security functionality (e.g., secure boot) by introducing voltage and clock glitches (this can also happen naturally) [[CWE-1247](#)].

584

585

586

- b. An attacker can leverage the degradation of secure operations on a chip or a DoS due to single-event upsets (SEUs) (i.e., random bit flip errors) [[CWE-1261](#)].

587

588

- c. An attacker can bypass security-critical code by using fault injection techniques to skip security-critical instructions [[CWE-1332](#)].

589

590

- d. An attacker can cool hardware below the minimum design operating temperature to vary hardware behavior to compromise deployed security (e.g., power cycling not clearing volatile memory) [[CWE-1351](#)].

591

592

593 **4.4. Improper Control of a Resource Through its Lifetime**


594 The CWE Improper Control of a Resource Through its Lifetime ([CWE-664](#)) applies when a  
595 “product does not maintain or incorrectly maintains control over a resource throughout its  
596 lifetime of creation, use, and release.”

597 The HW CWEs under this pillar occur within the following pillar/class hierarchy. No child class of  
598 the pillar is itself an HW CWE.

599 CWE-664 P Improper Control of a Resource Through its Lifetime

- 600 • [CWE-400](#) C Uncontrolled Resource Consumption
- 601 • [CWE-404](#) C Improper Resource Shutdown or Release
- 602 • [CWE-610](#) C Externally Controlled Reference to a Resource in Another Sphere
- 603 • [CWE-662](#) C Improper Synchronization
- 604 • [CWE-665](#) C Improper Initialization
- 605 • [CWE-668](#) C Exposure of Resource to Wrong Sphere
- 606 • [CWE-669](#) C Incorrect Resource Transfer Between Spheres

607 Figure 5 shows the digraph of hardware CWEs under this pillar with their parent-child  
608 relationships.



**CWEs from:**

- Manufacturing and Life Cycle Management Concerns - (1195)
- Security Flow Issues - (1196)
- Integration Issues - (1197)
- Privilege Separation and Access Control Issues - (1198)

- General Circuit and Logic Design Concerns - (1199)
- Core and Compute Issues - (1201)
- Memory and Storage Issues - (1202)
- Peripherals, On-chip Fabric, and Interface/IO Problems - (1203)
- Security Primitives and Cryptography Issues - (1205)

- Power, Clock, Thermal, and Reset Concerns - (1206)
- Debug and Test Problems - (1207)
- Cross-Cutting Problems - (1208)
- Physical Access Issues and Concerns - (1388)
- Not View-1194

**CWEs from:**

- ↗ Both View-1000 and View-1194
- ↗ Only View-1194
- ↗ Only View-1000

**CWEs by Abstraction:**

- Pillar
- Class
- Base
- Variant

**CWEs Relation by Nature:**

- ↗ ChildOf

CWE2BF Tool, I. Bojanova

609

610

**Fig. 5. HW CWE subgraph for pillar Improper Control of a Resource Through its Lifetime (CWE-664)**

611

Under the non-HW class Uncontrolled Resource Consumption ([CWE-400](#)), there is one security failure scenario:

612

613

1. An attacker can cause a premature failure of NVM by taking advantage of non-implemented or incorrectly implemented wear leveling operations (e.g., by repeated writing) [[CWE-1246](#)].

614

615

616 Under the non-HW class Improper Resource Shutdown or Release ([CWE-404](#)), there is one  
617 security failure scenario:

- 618 1. An attacker can retrieve sensitive information from decommissioned hardware that was  
619 not scrubbed of sensitive information [[CWE-1266](#)].

620 Under the non-HW class Externally Controlled Reference to a Resource in Another Sphere  
621 ([CWE-610](#)), there is one security failure scenario:

- 622 1. An attacker can violate access control by sending a message to a hardware component  
623 via an intermediary, whereby the message is interpreted by the recipient as having the  
624 privileges of the intermediary (not the original unprivileged sender) [[CWE-441](#)].

625 Under the non-HW class Improper Synchronization ([CWE-662](#)), there are four security failure  
626 scenarios.

- 627 1. An attacker can change system configuration information stored in lock-protected  
628 registers after a power state transition that causes improper lock behavior (e.g., making  
629 the lock programmable, clearing the lock, or resetting protected registers) [[CWE-1232](#)].
- 630 2. An attacker can violate access controls by directly changing system configurations  
631 protected by a register lock bit since the one-way lock that was properly set after  
632 system startup does not prevent the changes [[CWE-1233](#)].
- 633 3. An attacker can modify security-sensitive configuration information by using a debug  
634 mode to remove lock bit protections [[CWE-1234](#)].
- 635 4. An attacker can obtain access to sensitive data that is transmitted before security  
636 approval by taking advantage of errors in the separate control and data channels in  
637 hardware bus protocols [[CWE-1264](#)].

638 Under the non-HW class Improper Initialization ([CWE-665](#)), there are three security failure  
639 scenarios:

- 640 1. An attacker can read cryptographic output by taking advantage of weakened or broken  
641 cryptography that was encrypted before the cryptographic support units were ready  
642 (e.g., an external random number generator) [[CWE-1279](#)].
- 643 2. An attacker can compromise system security if register or IP parameter defaults  
644 (initialized at hardware reset) are incorrectly hard-coded with insecure values in the  
645 hardware description language code [[CWE-1221](#)].
- 646 3. An attacker can violate system security by taking advantage of an uninitialized security-  
647 critical register (e.g., before register initialization during system startup) [[CWE-1271](#)].

648 Under the non-HW class Exposure of Resource to Wrong Sphere ([CWE-668](#)), there are seven  
649 security failure scenarios:

- 650 1. An attacker can violate system security by changing security-sensitive and assumed-  
651 immutable data (e.g., golden digests) that are insecurely stored in writable memory  
652 instead of immutable memory (e.g., ROM, fuses, or one-time programmable memory  
653 [OTP]) [[CWE-1282](#)].

- 654 2. An attacker can unlock hardware (e.g., to enter debug mode) using leaked or stolen  
655 credentials that were often necessarily shared among multiple entities (e.g., for  
656 hardware products not created by a single company, via vertical integration) [[CWE-](#)  
657 [1273](#)].
- 658 3. An attacker can obtain sensitive information from debug messages that unnecessarily  
659 reveal security details, often reducing security by obscurity (e.g., location of password  
660 hashes) [[CWE-1295](#)].
- 661 4. An attacker can obtain security-relevant state information by observing different  
662 behaviors that are indicative of the hardware state (e.g., in timing, responses, and  
663 control flow) [[CWE-203](#)].
- 664 5. An attacker can obtain security-sensitive information by leveraging physical access to  
665 the hardware to measure phenomena (e.g., physical side channels, such as real-time  
666 power consumption) [[CWE-1300](#)] [[CWE-1255](#)].
- 667 6. An attacker can obtain sensitive data by evaluating and probing shared  
668 microarchitectural resources in contexts that should be isolated (e.g., caches and branch  
669 prediction logic) [[CWE-1303](#)].
- 670 7. Malicious software can take advantage of incorrectly assigned default permissions to  
671 obtain unauthorized access [[CWE-276](#)].

672 Under both the non-HW classes Exposure of Resource to Wrong Sphere ([CWE-668](#)) and  
673 Incorrect Resource Transfer Between Spheres ([CWE-669](#)), there is one HW CWE with one  
674 security failure scenario:

- 675 1. Attackers can obtain security-sensitive values from registers that are not cleared prior to  
676 entering debug mode [[CWE-1258](#)].

677 Under the non-HW class Incorrect Resource Transfer Between Spheres ([CWE-669](#)), there is one  
678 security failure scenario:

- 679 1. An attacker can infer sensitive data by observing discrepancies left behind by transient  
680 executions (i.e., speculative processing that was not needed and rolled back), detecting  
681 the transiency, and gaining evidence of the sensitive data values being processed [[CWE-](#)  
682 [1420](#)] [[CWE-1421](#)] [[CWE-1422](#)] [[CWE-1423](#)].

683 Under both the non-HW classes Improper Resource Shutdown or Release ([CWE-404](#)) and  
684 Incorrect Resource Transfer Between Spheres ([CWE-669](#)), there are four security failure  
685 scenarios:

- 686 1. Malicious software can read sensitive information from resources (e.g., registers) that  
687 were not cleared after use and that are made available due to a state change in the  
688 device (e.g., entering sleep or debug mode) or an execution change between privilege  
689 levels [[CWE-226](#)] [[CWE-1272](#)].
- 690 2. A malicious user of a hardware IP block can extract sensitive information stored in  
691 registers that were not zeroed after IP block use from a previous user (e.g., input/output  
692 registers) [[CWE-1239](#)].

- 693 3. An attacker can read sensitive data that was incompletely deleted or for which residual  
694 evidence or data remanence remains (e.g., performance optimizations that do not fully  
695 delete, physical properties that make data resistant to full deletion) [[CWE-1301](#)] [[CWE-](#)  
696 [1330](#)].
- 697 4. An attacker can take advantage of a process performing a transient execution (i.e.,  
698 speculatively executed code) that leaves sensitive data in the microarchitectural state by  
699 provoking exceptions that allow the data to be read [[CWE-1342](#)].

700 There are HW CWEs that do not have an intervening class between them and pillar ([CWE-664](#)).  
701 They have one security failure scenario:

- 702 1. An attacker can violate system security by taking advantage of the need for multiple  
703 hardware components to keep local copies of a shared state (e.g., caches and MMUs)  
704 when they are unable to maintain full consistency [[CWE-1250](#)] [[CWE-1251](#)].

#### 705 **4.5. Incorrect Comparison**



706 The CWE Incorrect Comparison ([CWE-697](#)) applies when a “product compares two entities in a  
707 security-relevant context, but the comparison is incorrect, which may lead to resultant  
708 weaknesses.” For example, the comparison:

- 709 • Checks one factor incorrectly
- 710 • Should consider multiple factors but does not check at least one of those factors at all
- 711 • Checks the wrong factor

712 The HW CWEs under this pillar occur within the CWE-697 P Incorrect Comparison pillar/class  
713 hierarchy.

714 Figure 6 shows the digraph of hardware CWEs under this pillar with their parent-child  
715 relationships.

716



717

718

**Fig. 6. HW CWE subgraph for pillar Incorrect Comparison (CWE-697)**

719 The HW security failure scenario pertaining to this pillar is:

- 720 1. An attacker can make informed guesses of security credentials when evaluation of those  
721 credentials is performed iteratively as opposed to all at once (i.e., atomically) [[CWE-](#)  
722 [1254](#)].

#### 723 4.6. Insufficient Control Flow Management

724 The CWE Insufficient Control Flow Management ([CWE-691](#)) applies when “the code does not  
725 sufficiently manage its control flow during execution, creating conditions in which the control  
726 flow can be modified in unexpected ways.”


727 The HW CWEs under this pillar occur within the following pillar/class hierarchy. No child class of  
728 the pillar is itself an HW CWE.

#### 729 CWE-691 P Insufficient Control Flow Management

- 730 • [CWE-362](#) C Concurrent Execution using Shared Resource with Improper Synchronization  
731 ('Race Condition')
- 732 • [CWE-662](#) C Improper Synchronization
- 733 ○ [CWE-667](#) C Improper Locking
- 734 • [CWE-696](#) C Incorrect Behavior Order

735 Figure 7 shows the digraph of hardware CWEs under this pillar with their parent-child  
736 relationships.





**Fig. 7. HW CWE subgraph for pillar Insufficient Control Flow Management (CWE-691)**

737

738

739

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

Under the non-HW class Concurrent Execution using Shared Resource with Improper Synchronization ('Race Condition') (CWE-362), there are two security failure scenarios:

1. Malicious software can violate the system security model by writing to write-once registers that typically hold system configuration data prior to trusted code writing to them [CWE-1223].
2. An attacker can circumvent security protections by taking advantage of a race condition in hardware logic [CWE-1298].

The non-HW class Improper Synchronization (CWE-662) has four security failure scenarios that were previously provided in Sec. 4.4. This is because CWE-662 also falls under pillar Improper Control of a Resource Through its Lifetime (CWE-664). The full graph in Fig. 1 shows the relationships.

Under the non-HW class Incorrect Behavior Order (CWE-696), there are three security failure scenarios:

1. An attacker can leverage an early boot IP with direct memory access (DMA) prior to security configuration settings being established in order to access security-sensitive data and potentially gain privileges by bypassing the operating system (OS) and bootloader [CWE-1190].
2. An attacker can leverage an untrusted IP or peripheral microcontroller after system reset to access memory and fabric (e.g., to obtain privileges or read sensitive data) prior to trusted firmware asserting security controls during the boot sequence [CWE-1193].

759 3. A malicious agent can gain access to a protected asset if the hardware-based access  
760 control check does not complete prior to the asset being accessed [[CWE-1280](#)].

761 The HW child of pillar [CWE-691](#) has one security failure scenario:

762 1. Malicious code can cause undesirable processor behavior (e.g., lock a processor) by  
763 executing a special sequence of instructions [[CWE-1281](#)].

#### 764 **4.7. Protection Mechanism Failure**

765 The CWE Protection Mechanism Failure ([CWE-693](#)) applies when:


766 The product does not use or incorrectly uses a protection mechanism  
767 that provides sufficient defense against directed attacks against the  
768 product. This weakness covers three distinct situations. A 'missing'  
769 protection mechanism occurs when the application does not define any  
770 mechanism against a certain class of attack. An 'insufficient' protection  
771 mechanism might provide some defenses - for example, against the  
772 most common attacks - but it does not protect against everything that is  
773 intended. Finally, an 'ignored' mechanism occurs when a mechanism is  
774 available and in active use within the product, but the developer has  
775 not applied it in some code path.

776 There are 15 HW CWEs under this pillar. They occur within the following pillar/class hierarchy.  
777 No child class of the pillar is itself an HW CWEs.

#### 778 CWE-693 P Protection Mechanism Failure

- 779 • [CWE-311](#) C Missing Encryption of Sensitive Data
- 780 • [CWE-327](#) C Use of a Broken or Risky Cryptographic Algorithm
- 781 • [CWE-330](#) C Use of Insufficiently Random Value

782 Figure 8 shows the digraph of hardware CWEs under this pillar with their parent-child  
783 relationships.



**Fig. 8. HW CWE subgraph for pillar Protection Mechanism Failure (CWE-693)**

784

785

786 Under the non-HW class Missing Encryption of Sensitive Data ([CWE-311](#)), there is one security  
787 failure scenario:

- 788 1. An attacker may gain access to sensitive information if it is transmitted unencrypted  
789 through on-chip component interconnects or external debug channels (e.g., JTAG debug  
790 port) [[CWE-319](#)].

791 Under the non-HW class Use of a Broken or Risky Cryptographic Algorithm ([CWE-327](#)), there is  
792 one security failure scenario:

- 793 1. An attacker can read encrypted information since HW-implemented cryptographic  
794 primitives may not be easily patchable or upgradeable, resulting in a weakening of  
795 cryptographic services over time as the computational power of attackers increases and  
796 vulnerabilities are discovered that weaken implemented algorithms [[CWE-1240](#)].

797 Under the non-HW class Use of Insufficiently Random Values ([CWE-330](#)), there is one security  
798 failure scenario:

- 799 1. An attacker may break encryption by leveraging the ability to predict generated  
800 'random' numbers that come from pseudorandom number generators (RNGs) as  
801 opposed to hardware-based true random number generators (TRNGs) [[CWE-1241](#)].

802 The non-class children of pillar [CWE-693](#) have the following nine security failure scenarios:

- 803 1. An attack can leverage a security-sensitive hardware module that may fail due to  
804 semiconductor defects that already existed in a new chip or that occurred over time


- 805 (e.g. due to thermal/electrical stress). Such failures can freeze signals to either 0 or 1.  
806 [\[CWE-1248\]](#).
- 807 2. An attacker can blow a fuse to put a chip into an insecure state with one-directional  
808 fuses on chips used to permanently set a configuration (e.g., ‘Manufacturing Complete’)  
809 when such fuses incorrectly implement a reverse security logic [\[CWE-1253\]](#).
- 810 3. An attacker can gain unauthorized capabilities (e.g., bypass cryptographic checks, read  
811 and change an internal state, and adjust system configurations) when a chip is not set to  
812 a production configuration, thereby allowing debug capabilities [\[CWE-1269\]](#).
- 813 4. An attacker can read confidential information from a chip (e.g., secret keys, device  
814 identifiers, proprietary code, and circuit designs) with imaging technology (e.g., x-ray  
815 microscopy and scanning electron microscopes) after the removal of chip packaging and  
816 individual integrated circuit layers [\[CWE-1278\]](#).
- 817 5. An attacker can run leaked debug firmware on a chip and gain greater insight into the  
818 inner workings and state of the chip if both the debug and production firmware are  
819 signed with the same public key [\[CWE-1291\]](#).
- 820 6. An attacker can bypass security by leveraging peripherals and chip components that  
821 require the transfer of information for security features (e.g., privileges and immutable  
822 identity) but that are connected to on-chip fabrics or buses that do not support those  
823 features [\[CWE-1318\]](#).
- 824 7. An attacker can generate magnetic pulses to induce temporary faults on a chip (known  
825 as electromagnetic fault injection), thereby circumventing or changing security  
826 functionality (e.g., bypassing security features, reading confidential information,  
827 changing program flow, or perturbing RNGs) [\[CWE-1319\]](#).
- 828 8. An attacker can compromise secure boot capabilities and execute their choice of code  
829 by modifying memory or fuses that should have been made immutable [\[CWE-1326\]](#).
- 830 9. Malicious software can execute code to trigger overheating on chips that contain  
831 inadequate thermal protection (e.g., heat sensors and cooling capabilities), resulting in  
832 temporary DoS, permanent failure (“bricking”), reliability issues, and physical safety  
833 hazards [\[CWE-1338\]](#).

## 834 5. Categories of Hardware Design Weaknesses

835 The HW CWE SIG groups HW weaknesses into 13 categories that describe where a security  
836 problem may exist in an HW design. This section presents these categories and the associated  
837 HW CWEs.

### 838 5.1. Core and Compute Issues

839 Weaknesses in the category Core and Compute Issues ([CWE-1201](#)) are “typically associated  
840 with CPUs, Graphics, Vision, AI, FPGA, and microcontrollers.” There are three HW CWEs in this  
841 category, none of which are classes.




842

843 **Fig. 9. HW CWEs under the category Core and Compute Issues (CWE-1201)**

### 844 5.2. Cross-Cutting Problems

845 Weaknesses in the category Cross-Cutting Problems ([CWE-1208](#)) can “arise in multiple areas of  
846 hardware design or apply to a wide cross-section of components.” There are nine HW CWEs in  
847 this category. Three are classes Insufficient Technical Documentation ([CWE-1059](#)), Improper

848 Physical Access Control ([CWE-1263](#)), and Reliance on Insufficiently Trustworthy Component  
849 ([CWE-1357](#)).




850

851

**Fig. 10. HW CWEs under the category Cross-Cutting Problems (CWE-1208)**

852 **5.3. Debug and Test Problems**

853 Weaknesses in the category Debug and Test Problems ([CWE-1207](#)) are “related to hardware  
854 debug and test interfaces such as JTAG and scan chain).” There are 12 HW CWEs in this  
855 category, none of which are classes.



856


857

**Fig. 11. HW CWEs under the category Debug and Test Problems (CWE-1207)**

858 **5.4. General Circuit and Logic Design Concerns**

859 Weaknesses in the category General Circuit and Logic Design Concerns ([CWE-1199](#)) are “related  
860 to hardware-circuit design and logic (e.g., CMOS transistors, finite state machines, and

861 registers) as well as issues related to hardware description languages such as System Verilog  
862 and VHDL.” There are 14 HW CWEs in this category, none of which are classes.



863


864

**Fig. 12. HW CWEs under the category General Circuit and Logic Design Concerns (CWE-1199)**



865 **5.5. Integration Issues**

866 Weaknesses in the category Integration Issues ([CWE-1197](#)) arise from the integration of  
867 multiple hardware IP cores, SoC subsystem interactions, or hardware platform subsystem  
868 interactions. There is only one HW CWE in this category.



869


870

**Fig. 13. HW CWEs under the category Integration Issues (CWE-1197)**

871 **5.6. Manufacturing and Life Cycle Management Concerns**

872 Weaknesses in the category Manufacturing and Life Cycle Management Concerns ([CWE-1195](#))  
873 are “root-caused to defects that arise in the semiconductor-manufacturing process or during

874 the life cycle and supply chain.” There are six HW CWEs in this category, one of which is class  
 875 Insufficient Technical Documentation ([CWE-1059](#)).




876

877 **Fig. 14. HW CWEs under the category Manufacturing and Life Cycle Management Concerns (CWE-1195)**

878 **5.7. Memory and Storage Issues**

879 Weaknesses in the category Memory and Storage Issues ([CWE-1202](#)) are “typically associated  
880 with memory (e.g., DRAM, SRAM) and storage technologies (e.g., NAND Flash, OTP, EEPROM,  
881 and eMMC).” There are seven HW CWEs in this category, none of which are classes.




882

883 **Fig. 15. HW CWEs under the category Memory and Storage Issues (CWE-1202)**

884 **5.8. Peripherals, On-chip Fabric, and Interface/IO Problems**

885 Weaknesses in the category Peripherals, On-chip Fabric, and Interface/IO Problems ([CWE-1203](#))  
886 are “related to hardware security problems that apply to peripheral devices, IO interfaces, on-  
887 chip interconnects, NoC, and buses. For example, this category includes issues related to design  
888 of hardware interconnect and/or protocols, such as PCIe, USB, SMBUS, general-purpose IO pins,

889 and user-input peripherals such as mouse and keyboard.” There are six HW CWEs in this  
890 category, none of which are classes.




891

892 **Fig. 16. HW CWEs under the category Peripherals, On-chip Fabric, and Interface/IO Problems (CWE-1203)**

893 **5.9. Physical Access Issues and Concerns**

894 Weaknesses in the category Physical Access Issues and Concerns ([CWE-1388](#)) are related to  
895 physical access concerns. There are 10 HW CWEs in this category, one of which is class  
896 Improper Handling of Physical or Environmental Conditions ([CWE-1384](#)).




897  
898 **Fig. 17. Figure 18. HW CWEs under the category Physical Access Issues and Concerns (CWE-1388)**

899 **5.10. Power, Clock, Thermal, and Reset Concerns**

900 Weaknesses in the category Power, Clock, Thermal, and Reset Concerns ([CWE-1206](#)) are  
901 “related to system power, voltage, current, temperature, clocks, system state saving/restoring,

902 and resets at the platform and SoC level.” There are 11 HW CWEs in this category, none of  
903 which are classes.




904  
905 **Fig. 18. HW CWEs under the category Power, Clock, Thermal, and Reset Concerns (CWE-1206)**

906 **5.1.1. Privilege Separation and Access Control Issues**

907 Weaknesses in the category Privilege Separation and Access Control Issues ([CWE-1198](#)) are  
908 “related to features and mechanisms providing hardware-based isolation and access control  
909 (e.g., identity, policy, locking control) of sensitive shared hardware resources, such as registers  
910 and fuses.” There are 23 HW CWEs in this category, two of which are classes Unintended Proxy

911 or Intermediary ('Confused Deputy') ([CWE-441](#)) and Insecure Security Identifier Mechanism  
912 ([CWE-1294](#)).



913


914

**Fig. 19. HW CWEs under the category Privilege Separation and Access Control Issues (CWE-1198)**

### 915 5.12. Security Flow Issues

916 Weaknesses in the category Security Flow Issues ([CWE-1196](#)) are “related to improper design of  
917 full-system security flows, including but not limited to secure boot, secure update, and

918 hardware-device attestation.” There are eight HW CWEs in this category, none of which are  
919 classes.



920

921


**Fig. 20. HW CWEs under the category Security Flow Issues (CWE-1196)**

### 922 5.13. Security Primitives and Cryptography Issues

923 Weaknesses in the category Security Primitives and Cryptography Issues ([CWE-1205](#)) are  
924 “related to hardware implementations of cryptographic protocols and other hardware-security



925 primitives, such as physical unclonable functions (PUFs) and random number generators  
926 (RNGs).” There are seven HW CWEs in this category, none of which are classes.



927

928

**Fig. 21. HW CWEs under the category Security Primitives and Cryptography Issues (CWE-1205)**


## 929 **6. Comparison With Software Weaknesses**

930 As presented in Sec. 2.4.3, the Weaknesses for Simplified Mapping of Published Vulnerabilities  
931 view ([CWE-1003](#)) includes the CWEs that cover the majority of CVEs. As presented in Sec. 2.4.1,  
932 the Hardware Design view ([CWE-1194](#)) contains the HW CWEs.

933 There are only three CWEs that overlap in View-1003 and View-1194: [CWE-203](#), [CWE-276](#), and  
934 [CWE-319](#). They have the following View-1194 categories:

- 935 1. Observable Discrepancy ([CWE-203](#)) is in View-1194 category Security Primitives and  
936 Cryptography Issues ([CWE-1205](#)).
- 937 2. Incorrect Default Permissions ([CWE-276](#)) is in View-1194 category Privilege Separation  
938 and Access Control Issues ([CWE-1198](#)).
- 939 3. Cleartext Transmission of Sensitive Information ([CWE-319](#)) is in View-1194 category  
940 Debug and Test Problems ([CWE-1207](#)).

941 Figure 22 shows the complete HW CWE graph created using View-1000 and View-1194 (from  
942 Fig. 1) with the View-1003 software CWEs added and highlighted in dark purple. Twenty of  
943 these CWEs occur within the HW CWE graph even though 17 of them are not HW CWEs. These  
944 17 are intermediary CWEs that connect an HW CWE with its respective pillars.




945

946

Fig. 22. HW CWE complete graph with View-1003 pillar and class CWEs that are not in View-1194 highlighted

947 Figure 23 shows the complete HW CWE graph created using View-1000 and View-1194 (from  
948 Fig. 1) with the three CWEs that occur both in View-1003 and View-1194 highlighted in purple.



- CWEs from:**
- Manufacturing and Life Cycle Management Concerns - (1195)
  - General Circuit and Logic Design Concerns - (1199)
  - Power, Clock, Thermal, and Reset Concerns - (1206)
  - Core and Compute Issues - (1201)
  - Memory and Storage Issues - (1202)
  - Debug and Test Problems - (1207)
  - Security Flow Issues - (1196)
  - Peripherals, On-chip Fabric, and Interface/I/O Problems - (1203)
  - Cross-Cutting Problems - (1208)
  - Integration Issues - (1197)
  - Security Primitives and Cryptography Issues - (1205)
  - Physical Access Issues and Concerns - (1388)
  - Privilege Separation and Access Control Issues - (1198)
  - View 1003


- CWEs by Abstraction:** ● Pillar, ○ Class, ○ Base, ○ Variant
- CWEs Relation by Nature:** → ChildOf
- CWEs Relation by View:** → View-1000 and View-1194, → Only View-1194, → Only View-1000

CWE2BF Tool, I. Bojanova

949

950 **Fig. 23. HW CWE complete graph with View-1003 base CWEs that overlap with View-1194 highlighted**

951 Figure 24 shows the complete HW CWE graph with memory-related weaknesses darkly shaded  
952 in purple. These may be candidates to be analyzed for addition as HW CWEs if firmware  
953 (including microcode) weaknesses are considered HW weaknesses.




954

955

Fig. 24. HW CWE complete graph with memory-related weaknesses highlighted

956 **7. Software Assurance Trends Categories**

957 In addition to the views previously presented, there is a Software Development view ([CWE-](#)  
958 [699](#)). Figure 25 shows the View-699 CWEs that overlap with the complete HW CWEs graph  
959 (from Fig. 1).



- CWEs from:**
- Manufacturing and Life Cycle Management Concerns - (1195)
  - Security Flow Issues - (1196)
  - Integration Issues - (1197)
  - Privilege Separation and Access Control Issues - (1198)
  - General Circuit and Logic Design Concerns - (1199)
  - Core and Compute Issues - (1201)
  - Memory and Storage Issues - (1202)
  - Peripherals, On-chip Fabric, and Interface/I/O Problems - (1203)
  - Security Primitives and Cryptography Issues - (1205)
  - Power, Clock, Thermal, and Reset Concerns - (1206)
  - Debug and Test Problems - (1207)
  - Cross-Cutting Problems - (1208)
  - Physical Access Issues and Concerns - (1388)
  - View-699

- CWEs from:**
- ↗ Both View-1000 and View-1194
  - ↗ Only View-1194
  - ↗ Only View-1000
- CWEs by Abstraction:**
- Pillar
  - Class
  - Base
  - Variant
- CWEs Relation by Nature:**
- ↗ ChildOf

CWE2BF Tool, I. Bojanova, 2024

960

961

**Fig. 25. View-699 CWEs that overlap with View-1194 highlighted**

962 Only 12 CWEs are both in View-1194 and View-699. Organized by the View-699 categories, they  
963 are:

964 CWE View-699> CWE Category: Permission Issues – (CWE-275)

965       CWE-276: Incorrect Default Permissions

966 CWE View-699> CWE Category: Cryptographic Issues – (CWE-310)

967       CWE-325: Missing Cryptographic Step

968 CWE View-699> CWE Category: Behavioral Problems – (CWE-438)

969       CWE-440: Expected Behavior Violation

970 CWE View-699> CWE Category: Documentation Issues – (CWE-1125)

971       CWE-1053: Missing Documentation for Design

972       CWE-1110: Incomplete Design Documentation

973       CWE-1111: Incomplete I/O Documentation

974       CWE-1112: Incomplete Documentation of Program Execution

975       CWE-1118: Insufficient Documentation of Error Handling Techniques

976 CWE View-699> CWE Category: Authorization Errors – (CWE-1212)

977       CWE-1220: Insufficient Granularity of Access Control

978 CWE View-699> CWE Category: Information Management Errors – (CWE-199)


979       CWE-319: Cleartext Transmission of Sensitive Information

980       CWE-1240: Use of a Cryptographic Primitive with a Risky Implementation

981       CWE-1241: Use of Predictable Algorithm in Random Number Generator

982 Figure 26 provides a separate view of these 12 CWEs.

983



984

985

986

**Fig. 26. The 12 CWEs in both View-1194 and View-699**



987 **8. Conclusion**

988 Historically held notions that hardware is invulnerable have been shown to be incorrect. This  
989 work has presented 98 hardware security failure scenarios that demonstrate **what** an attacker  
990 can do, **where** can they do it, and **how** can they do it. Each scenario describes a type of  
991 vulnerability that can be instantiated in many different ways on distinct hardware platforms.  
992 Almost all of these scenarios represent significant security concerns.

993 However, there are few known HW vulnerabilities. As of February 22, 2024, there were only  
994 131 HW CVEs. This can be partially explained by HW developers finding and removing HW  
995 vulnerabilities during the design process, meaning that they are never added to the CVE. At the  
996 same time, the number of HW CVEs may be artificially low because HW developers are reticent  
997 to acknowledge vulnerabilities in shipped products due to the inability to resolve or mitigate  
998 them. It is also possible that the restricted programming languages used for HW design limit the  
999 possibility of introducing vulnerabilities relative to more general software programming  
1000 languages. Another factor could be that HW security has only recently received significantly  
1001 heightened attention from the security community.

1002 Hardware is a new focal point in the unending conflict between computer security hackers and  
1003 defenders. Vulnerabilities can have serious consequences because of the large deployed base  
1004 of chips and the inability to fix vulnerabilities on those chips. There are many ways in which HW  
1005 can fail from a security perspective, and there is ample justification for securing HW  
1006 infrastructure. HW is the foundation of computing and must be trustworthy.

1007

## 1008 References

1009 The references are organized into general references and CWE references.

1010

### 1011 General References

- 1012 [1] Bellay, Forte, Taylor (2021) *Hardware Vulnerability Description, Sharing and Reporting: Challenges and Opportunities*, Available at [https://dforte.ece.ufl.edu/wp-](https://dforte.ece.ufl.edu/wp-content/uploads/sites/65/2021/05/GOMACTech_conf.pdf)
- 1013 [content/uploads/sites/65/2021/05/GOMACTech\\_conf.pdf](https://dforte.ece.ufl.edu/wp-content/uploads/sites/65/2021/05/GOMACTech_conf.pdf)
- 1014
- 1015 [2] McConnell (2004) *Code Complete: A Practical Handbook of Software Construction*,
- 1016 Second Edition, Available at
- 1017 [https://people.engr.tamu.edu/slupoli/notes/ProgrammingStudio/supplements/Code%2](https://people.engr.tamu.edu/slupoli/notes/ProgrammingStudio/supplements/Code%20Complete%202nd.pdf)
- 1018 [0Complete%202nd.pdf](https://people.engr.tamu.edu/slupoli/notes/ProgrammingStudio/supplements/Code%20Complete%202nd.pdf)
- 1019 [3] Bojanova, Irena, et al. 'Bug, fault, error, or weakness: Demystifying software security
- 1020 vulnerabilities.' *IT Professional* 25.01 (2023): 7-12. Available at
- 1021 <https://ieeexplore.ieee.org/document/10077830>
- 1022 [4] MITRE (2024) *CWE/CAPEC Board*, Available at
- 1023 <https://cwe.mitre.org/community/board.html>
- 1024 [5] HW CWE SIG (2024) *Hardware CWE Special Interest Group – Mission and Initial*
- 1025 *Guidance*, Available at [https://cwe.mitre.org/documents/HW\\_CWE\\_SIG.pdf](https://cwe.mitre.org/documents/HW_CWE_SIG.pdf)
- 1026 [6] MITRE (2024) *CVE*. Available at <http://cve.mitre.org>
- 1027 [7] NIST (2024) *National Vulnerability Database*. Available at <https://nvd.nist.gov>
- 1028 [8] MITRE (2024) *New to CWE*. Available at [https://cwe.mitre.org/about/new\\_to\\_cwe.html](https://cwe.mitre.org/about/new_to_cwe.html)
- 1029 [9] MITRE (2024) *CWE Common Weakness Enumeration*. Available at
- 1030 <https://cwe.mitre.org/index.html>

1031

### 1032 CWE References

- 1033 [CWE-203] Preliminary List Of Vulnerability Examples for Researchers (PLOVER) Project
- 1034 Team (2006) CWE-203: Observable Discrepancy. (The MITRE Corporation).
- 1035 Submission date 2006-07-19. Available at
- 1036 <https://cwe.mitre.org/data/definitions/203.html>
- 1037 [CWE-226] PLOVER Project Team (2006) CWE-226: Sensitive Information in Resource Not
- 1038 Removed Before Reuse. (The MITRE Corporation). Submission date 2006-07-19.
- 1039 Available at <https://cwe.mitre.org/data/definitions/226.html>
- 1040 [CWE-276] PLOVER Project Team (2006) CWE-276: Incorrect Default Permissions. (The
- 1041 MITRE Corporation). Submission date 2006-07-19. Available at
- 1042 <https://cwe.mitre.org/data/definitions/276.html>
- 1043 [CWE-319] PLOVER Project Team (2006) CWE-319: Cleartext Transmission of Sensitive
- 1044 Information. (The MITRE Corporation). Submission date 2006-07-19. Available at
- 1045 <https://cwe.mitre.org/data/definitions/319.html>
- 1046 [CWE-325] PLOVER Project Team (2006) CWE-325: Missing Cryptographic Step. (The MITRE
- 1047 Corporation). Submission date 2006-07-19. Available at
- 1048 <https://cwe.mitre.org/data/definitions/325.html>

- 1049 [CWE-440] PLOVER Project Team (2006) CWE-440: Expected Behavior Violation. (The MITRE  
1050 Corporation). Submission date 2006-07-19. Available at  
1051 <https://cwe.mitre.org/data/definitions/440.html>
- 1052 [CWE-441] PLOVER Project Team (2006) CWE-441: Unintended Proxy or Intermediary  
1053 ('Confused Deputy'). (The MITRE Corporation). Submission date 2006-07-19.  
1054 Available at <https://cwe.mitre.org/data/definitions/441.html>
- 1055 [CWE-1053] CWE Content Team (2019) CWE-1053: Missing Documentation for Design. (The  
1056 MITRE Corporation). Submission date 2019-01-03. Available at  
1057 <https://cwe.mitre.org/data/definitions/1053.html>
- 1058 [CWE-1059] CWE Content Team (2019) CWE-1059: Insufficient Technical Documentation.  
1059 (The MITRE Corporation). Submission date 2019-01-03. Available at  
1060 <https://cwe.mitre.org/data/definitions/1059.html>
- 1061 [CWE-1189] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1189: Improper  
1062 Isolation of Shared Resources on System-on-a-Chip (SoC). (The MITRE  
1063 Corporation). Submission date 2020-02-24. Available at  
1064 <https://cwe.mitre.org/data/definitions/1189.html>
- 1065 [CWE-1190] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1190: DMA  
1066 Device Enabled Too Early in Boot Phase. (The MITRE Corporation). Submission  
1067 date 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1190.html>
- 1068 [CWE-1191] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1191: On-Chip  
1069 Debug and Test Interface With Improper Access Control. (The MITRE  
1070 Corporation). Submission date 2020-02-24. Available at  
1071 <https://cwe.mitre.org/data/definitions/1191.html>
- 1072 [CWE-1192] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1192: Improper  
1073 Identifier for IP Block used in System-On-Chip (SOC). (The MITRE Corporation).  
1074 Submission date 2020-02-24. Available at  
1075 <https://cwe.mitre.org/data/definitions/1192.html>
- 1076 [CWE-1193] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1193: Power-On  
1077 of Untrusted Execution Core Before Enabling Fabric Access Control. (The MITRE  
1078 Corporation). Submission date 2020-02-24. Available at  
1079 <https://cwe.mitre.org/data/definitions/1193.html>
- 1080 [CWE-1209] Sherman B (2020) CWE-1209: Failure to Disable Reserved Bits. (The MITRE  
1081 Corporation). Submission date 2020-02-24. Available at  
1082 <https://cwe.mitre.org/data/definitions/1209.html>
- 1083 [CWE-1220] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1220:  
1084 Insufficient Granularity of Access Control. (The MITRE Corporation). Submission  
1085 date 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1220.html>

- 1086 [CWE-1221] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1221: Incorrect  
1087 Register Defaults or Module Parameters. (The MITRE Corporation). Submission  
1088 date 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1221.html>
- 1089 [CWE-1222] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1222:  
1090 Insufficient Granularity of Address Regions Protected by Register Locks. (The  
1091 MITRE Corporation). Submission date 2020-02-24. Available at  
1092 <https://cwe.mitre.org/data/definitions/1222.html>
- 1093 [CWE-1223] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1223: Race  
1094 Condition for Write-Once Attributes. (The MITRE Corporation). Submission date  
1095 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1223.html>
- 1096 [CWE-1224] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1224: Improper  
1097 Restriction of Write-Once Bit Fields. (The MITRE Corporation). Submission date  
1098 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1224.html>
- 1099 [CWE-1231] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1231: Improper  
1100 Prevention of Lock Bit Modification. (The MITRE Corporation). Submission date  
1101 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1231.html>
- 1102 [CWE-1232] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1232: Improper  
1103 Lock Behavior After Power State Transition. (The MITRE Corporation).  
1104 Submission date 2020-02-24. Available at  
1105 <https://cwe.mitre.org/data/definitions/1232.html>
- 1106 [CWE-1233] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1233: Security-  
1107 Sensitive Hardware Controls with Missing Lock Bit Protection. (The MITRE  
1108 Corporation). Submission date 2020-02-24. Available at  
1109 <https://cwe.mitre.org/data/definitions/1233.html>
- 1110 [CWE-1234] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1234: Hardware  
1111 Internal or Debug Modes Allow Override of Locks. (The MITRE Corporation).  
1112 Submission date 2020-02-24. Available at  
1113 <https://cwe.mitre.org/data/definitions/1234.html>
- 1114 [CWE-1239] Fern N (2020) CWE-1239: Improper Zeroization of Hardware Register. (The  
1115 MITRE Corporation). Submission date 2020-02-24. Available at  
1116 <https://cwe.mitre.org/data/definitions/1239.html>
- 1117 [CWE-1240] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1240: Use of a  
1118 Cryptographic Primitive with a Risky Implementation. (The MITRE Corporation).  
1119 Submission date 2020-02-24. Available at  
1120 <https://cwe.mitre.org/data/definitions/1240.html>
- 1121 [CWE-1241] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1241: Use of  
1122 Predictable Algorithm in Random Number Generator. (The MITRE Corporation).  
1123 Submission date 2020-02-24. Available at  
1124 <https://cwe.mitre.org/data/definitions/1241.html>

- 1125 [CWE-1242] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1242: Inclusion  
1126 of Undocumented Features or Chicken Bits. (The MITRE Corporation).  
1127 Submission date 2020-02-24. Available at  
1128 <https://cwe.mitre.org/data/definitions/1242.html>
- 1129 [CWE-1243] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1243: Sensitive  
1130 Non-Volatile Information Not Protected During Debug. (The MITRE Corporation).  
1131 Submission date 2020-02-24. Available at  
1132 <https://cwe.mitre.org/data/definitions/1243.html>
- 1133 [CWE-1244] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1244: Internal  
1134 Asset Exposed to Unsafe Debug Access Level or State. (The MITRE Corporation).  
1135 Submission date 2020-02-24. Available at  
1136 <https://cwe.mitre.org/data/definitions/1244.html>
- 1137 [CWE-1245] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1245: Improper  
1138 Finite State Machines (FSMs) in Hardware Logic. (The MITRE Corporation).  
1139 Submission date 2020-02-24. Available at  
1140 <https://cwe.mitre.org/data/definitions/1245.html>
- 1141 [CWE-1246] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1246: Improper  
1142 Write Handling in Limited-write Non-Volatile Memories. (The MITRE  
1143 Corporation). Submission date 2020-02-24. Available at  
1144 <https://cwe.mitre.org/data/definitions/1246.html>
- 1145 [CWE-1247] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1247: Improper  
1146 Protection Against Voltage and Clock Glitches. (The MITRE Corporation).  
1147 Submission date 2020-02-24. Available at  
1148 <https://cwe.mitre.org/data/definitions/1247.html>
- 1149 [CWE-1248] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1248:  
1150 Semiconductor Defects in Hardware Logic with Security-Sensitive Implications.  
1151 (The MITRE Corporation). Submission date 2020-02-24. Available at  
1152 <https://cwe.mitre.org/data/definitions/1248.html>
- 1153 [CWE-1250] CWE Content Team (2020) CWE-1250: Improper Preservation of Consistency  
1154 Between Independent Representations of Shared State. (The MITRE  
1155 Corporation). Submission date 2020-02-24. Available at  
1156 <https://cwe.mitre.org/data/definitions/1250.html>
- 1157 [CWE-1251] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1251: Mirrored  
1158 Regions with Different Values. (The MITRE Corporation). Submission date 2020-  
1159 02-24. Available at <https://cwe.mitre.org/data/definitions/1251.html>
- 1160 [CWE-1252] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1252: CPU  
1161 Hardware Not Configured to Support Exclusivity of Write and Execute  
1162 Operations. (The MITRE Corporation). Submission date 2020-02-24. Available at  
1163 <https://cwe.mitre.org/data/definitions/1252.html>

- 1164 [CWE-1253] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1253: Incorrect  
1165 Selection of Fuse Values. (The MITRE Corporation). Submission date 2020-02-24.  
1166 Available at <https://cwe.mitre.org/data/definitions/1253.html>
- 1167 [CWE-1254] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1254: Incorrect  
1168 Comparison Logic Granularity. (The MITRE Corporation). Submission date 2020-  
1169 02-24. Available at <https://cwe.mitre.org/data/definitions/1254.html>
- 1170 [CWE-1255] CWE Content Team (2020) CWE-1255: Comparison Logic is Vulnerable to Power  
1171 Side-Channel Attacks. (The MITRE Corporation). Submission date 2020-08-20.  
1172 Available at <https://cwe.mitre.org/data/definitions/1255.html>
- 1173 [CWE-1256] Fern N (2020) CWE-1256: Improper Restriction of Software Interfaces to  
1174 Hardware Features. (The MITRE Corporation). Submission date 2020-02-24.  
1175 Available at <https://cwe.mitre.org/data/definitions/1256.html>
- 1176 [CWE-1257] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1257: Improper  
1177 Access Control Applied to Mirrored or Aliased Memory Regions. (The MITRE  
1178 Corporation). Submission date 2020-02-24. Available at  
1179 <https://cwe.mitre.org/data/definitions/1257.html>
- 1180 [CWE-1258] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1258: Exposure  
1181 of Sensitive System Information Due to Uncleared Debug Information. (The  
1182 MITRE Corporation). Submission date 2020-02-24. Available at  
1183 <https://cwe.mitre.org/data/definitions/1258.html>
- 1184 [CWE-1259] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1259: Improper  
1185 Restriction of Security Token Assignment. (The MITRE Corporation). Submission  
1186 date 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1259.html>
- 1187 [CWE-1260] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1260: Improper  
1188 Handling of Overlap Between Protected Memory Ranges. (The MITRE  
1189 Corporation). Submission date 2020-02-24. Available at  
1190 <https://cwe.mitre.org/data/definitions/1260.html>
- 1191 [CWE-1261] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1261: Improper  
1192 Handling of Single Event Upsets. (The MITRE Corporation). Submission date  
1193 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1261.html>
- 1194 [CWE-1262] Fern N (2020) CWE-1262: Improper Access Control for Register Interface. (The  
1195 MITRE Corporation). Submission date 2020-02-24. Available at  
1196 <https://cwe.mitre.org/data/definitions/1262.html>
- 1197 [CWE-1263] CWE Content Team (2020) CWE-1263: Improper Physical Access Control. (The  
1198 MITRE Corporation). Submission date 2020-02-24. Available at  
1199 <https://cwe.mitre.org/data/definitions/1263.html>
- 1200 [CWE-1264] Fern N (2020) CWE-1264: Hardware Logic with Insecure De-Synchronization  
1201 between Control and Data Channels. (The MITRE Corporation). Submission date  
1202 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1264.html>

- 1203 [CWE-1266] Wortman PA (2020) CWE-1266: Improper Scrubbing of Sensitive Data from  
1204 Decommissioned Device. (The MITRE Corporation). Submission date 2020-02-24.  
1205 Available at <https://cwe.mitre.org/data/definitions/1266.html>
- 1206 [CWE-1267] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1267: Policy  
1207 Uses Obsolete Encoding. (The MITRE Corporation). Submission date 2020-02-24.  
1208 Available at <https://cwe.mitre.org/data/definitions/1267.html>
- 1209 [CWE-1268] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1268: Policy  
1210 Privileges are not Assigned Consistently Between Control and Data Agents. (The  
1211 MITRE Corporation). Submission date 2020-02-24. Available at  
1212 <https://cwe.mitre.org/data/definitions/1268.html>
- 1213 [CWE-1269] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1269: Product  
1214 Released in Non-Release Configuration. (The MITRE Corporation). Submission  
1215 date 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1269.html>
- 1216 [CWE-1270] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1270:  
1217 Generation of Incorrect Security Tokens. (The MITRE Corporation). Submission  
1218 date 2020-02-24. Available at <https://cwe.mitre.org/data/definitions/1270.html>
- 1219 [CWE-1271] Fern N (2020) CWE-1271: Uninitialized Value on Reset for Registers Holding  
1220 Security Settings. (The MITRE Corporation). Submission date 2020-02-24.  
1221 Available at <https://cwe.mitre.org/data/definitions/1271.html>
- 1222 [CWE-1272] Manna PK, Khattri H, Kanuparthi A (2020) CWE-1272: Sensitive Information  
1223 Uncleared Before Debug/Power State Transition. (The MITRE Corporation).  
1224 Submission date 2020-02-24. Available at  
1225 <https://cwe.mitre.org/data/definitions/1272.html>
- 1226 [CWE-1273] Manna PK, Khattri H, Kanuparthi A (2020) CWE-1273: Device Unlock Credential  
1227 Sharing. (The MITRE Corporation). Submission date 2020-02-24. Available at  
1228 <https://cwe.mitre.org/data/definitions/1273.html>
- 1229 [CWE-1274] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1274: Improper  
1230 Access Control for Volatile Memory Containing Boot Code. (The MITRE  
1231 Corporation). Submission date 2020-02-24. Available at  
1232 <https://cwe.mitre.org/data/definitions/1274.html>
- 1233 [CWE-1276] Fern N (2020) CWE-1276: Hardware Child Block Incorrectly Connected to Parent  
1234 System. (The MITRE Corporation). Submission date 2020-02-24. Available at  
1235 <https://cwe.mitre.org/data/definitions/1276.html>
- 1236 [CWE-1277] Wortman PA (2020) CWE-1277: Firmware Not Updateable. (The MITRE  
1237 Corporation). Submission date 2020-02-24. Available at  
1238 <https://cwe.mitre.org/data/definitions/1277.html>
- 1239 [CWE-1278] Fern N (2020) CWE-1278: Missing Protection Against Hardware Reverse  
1240 Engineering Using Integrated Circuit (IC) Imaging Techniques. (The MITRE

- 1241 Corporation). Submission date 2020-02-24. Available at  
1242 <https://cwe.mitre.org/data/definitions/1278.html>
- 1243 [CWE-1279] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1279:  
1244 Cryptographic Operations are run Before Supporting Units are Ready. (The  
1245 MITRE Corporation). Submission date 2020-02-24. Available at  
1246 <https://cwe.mitre.org/data/definitions/1279.html>
- 1247 [CWE-1280] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1280: Access  
1248 Control Check Implemented After Asset is Accessed. (The MITRE Corporation).  
1249 Submission date 2020-02-24. Available at  
1250 <https://cwe.mitre.org/data/definitions/1280.html>
- 1251 [CWE-1281] Fern N (2020) CWE-1281: Sequence of Processor Instructions Leads to  
1252 Unexpected Behavior. (The MITRE Corporation). Submission date 2020-02-24.  
1253 Available at <https://cwe.mitre.org/data/definitions/1281.html>
- 1254 [CWE-1282] Fern N (2020) CWE-1282: Assumed-Immutable Data is Stored in Writable  
1255 Memory. (The MITRE Corporation). Submission date 2020-02-24. Available at  
1256 <https://cwe.mitre.org/data/definitions/1282.html>
- 1257 [CWE-1283] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1283: Mutable  
1258 Attestation or Measurement Reporting Data. (The MITRE Corporation).  
1259 Submission date 2020-02-24. Available at  
1260 <https://cwe.mitre.org/data/definitions/1283.html>
- 1261 [CWE-1290] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1290: Incorrect Decoding of  
1262 Security Identifiers . (The MITRE Corporation). Submission date 2020-08-20.  
1263 Available at <https://cwe.mitre.org/data/definitions/1290.html>
- 1264 [CWE-1291] Manna PK, Khattri H, Kanuparthi A (2020) CWE-1291: Public Key Re-Use for  
1265 Signing both Debug and Production Code. (The MITRE Corporation). Submission  
1266 date 2020-08-20. Available at <https://cwe.mitre.org/data/definitions/1291.html>
- 1267 [CWE-1292] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1292: Incorrect  
1268 Conversion of Security Identifiers. (The MITRE Corporation). Submission date  
1269 2020-08-20. Available at <https://cwe.mitre.org/data/definitions/1292.html>
- 1270 [CWE-1294] CWE Content Team (2020) CWE-1294: Insecure Security Identifier Mechanism.  
1271 (The MITRE Corporation). Submission date 2020-08-20. Available at  
1272 <https://cwe.mitre.org/data/definitions/1294.html>
- 1273 [CWE-1295] Manna PK, Khattri H, Kanuparthi A (2020) CWE-1295: Debug Messages Revealing  
1274 Unnecessary Information. (The MITRE Corporation). Submission date 2020-08-  
1275 20. Available at <https://cwe.mitre.org/data/definitions/1295.html>
- 1276 [CWE-1296] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1296: Incorrect Chaining or  
1277 Granularity of Debug Components. (The MITRE Corporation). Submission date  
1278 2020-08-20. Available at <https://cwe.mitre.org/data/definitions/1296.html>



- 1279 [CWE-1297] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1297: Unprotected Confidential  
1280 Information on Device is Accessible by OSAT Vendors. (The MITRE Corporation).  
1281 Submission date 2020-08-20. Available at  
1282 <https://cwe.mitre.org/data/definitions/1297.html>
- 1283 [CWE-1298] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1298: Hardware  
1284 Logic Contains Race Conditions. (The MITRE Corporation). Submission date 2020-  
1285 08-20. Available at <https://cwe.mitre.org/data/definitions/1298.html>
- 1286 [CWE-1299] Kanuparthi A, Khattri H, Manna PK, Mangipudi NKV (2020) CWE-1299: Missing  
1287 Protection Mechanism for Alternate Hardware Interface. (The MITRE  
1288 Corporation). Submission date 2020-08-20. Available at  
1289 <https://cwe.mitre.org/data/definitions/1299.html>
- 1290 [CWE-1300] Fern N (2020) CWE-1300: Improper Protection of Physical Side Channels. (The  
1291 MITRE Corporation). Submission date 2020-08-20. Available at  
1292 <https://cwe.mitre.org/data/definitions/1300.html>
- 1293 [CWE-1301] Fern N (2020) CWE-1301: Insufficient or Incomplete Data Removal within  
1294 Hardware Component. (The MITRE Corporation). Submission date 2020-08-20.  
1295 Available at <https://cwe.mitre.org/data/definitions/1301.html>
- 1296 [CWE-1302] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1302: Missing Source Identifier in  
1297 Entity Transactions on a System-On-Chip (SOC). (The MITRE Corporation).  
1298 Submission date 2020-08-20. Available at  
1299 <https://cwe.mitre.org/data/definitions/1302.html>
- 1300 [CWE-1303] Fern N (2020) CWE-1303: Non-Transparent Sharing of Microarchitectural  
1301 Resources. (The MITRE Corporation). Submission date 2020-08-20. Available at  
1302 <https://cwe.mitre.org/data/definitions/1303.html>
- 1303 [CWE-1304] Accellera Systems Initiative (2020) CWE-1304: Improperly Preserved Integrity of  
1304 Hardware Configuration State During a Power Save/Restore Operation. (The  
1305 MITRE Corporation). Submission date 2020-08-20. Available at  
1306 <https://cwe.mitre.org/data/definitions/1304.html>
- 1307 [CWE-1310] Mangipudi NKV (2020) CWE-1310: Missing Ability to Patch ROM Code. (The  
1308 MITRE Corporation). Submission date 2020-12-10. Available at  
1309 <https://cwe.mitre.org/data/definitions/1310.html>
- 1310 [CWE-1311] Kanuparthi A, Khattri H, Manna P (2020) CWE-1311: Improper Translation of  
1311 Security Attributes by Fabric Bridge. (The MITRE Corporation). Submission date  
1312 2020-12-10. Available at <https://cwe.mitre.org/data/definitions/1311.html>
- 1313 [CWE-1312] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1312: Missing Protection for  
1314 Mirrored Regions in On-Chip Fabric Firewall. (The MITRE Corporation).  
1315 Submission date 2020-12-10. Available at  
1316 <https://cwe.mitre.org/data/definitions/1312.html>

- 1317 [CWE-1313] Sherman B (2020) CWE-1313: Hardware Allows Activation of Test or Debug Logic  
1318 at Runtime. (The MITRE Corporation). Submission date 2020-12-10. Available at  
1319 <https://cwe.mitre.org/data/definitions/1313.html>
- 1320 [CWE-1314] Khattri H, Manna PK, Kanuparthi AA (2020) CWE-1314: Missing Write Protection  
1321 for Parametric Data Values. (The MITRE Corporation). Submission date 2020-12-  
1322 10. Available at <https://cwe.mitre.org/data/definitions/1314.html>
- 1323 [CWE-1315] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1315: Improper Setting of Bus  
1324 Controlling Capability in Fabric End-point. (The MITRE Corporation). Submission  
1325 date 2020-12-10. Available at <https://cwe.mitre.org/data/definitions/1315.html>
- 1326 [CWE-1316] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1316: Fabric-Address Map Allows  
1327 Programming of Unwarranted Overlaps of Protected and Unprotected Ranges.  
1328 (The MITRE Corporation). Submission date 2020-12-10. Available at  
1329 <https://cwe.mitre.org/data/definitions/1316.html>
- 1330 [CWE-1317] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1317: Improper Access Control in  
1331 Fabric Bridge. (The MITRE Corporation). Submission date 2020-12-10. Available  
1332 at <https://cwe.mitre.org/data/definitions/1317.html>
- 1333 [CWE-1318] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1318: Missing Support for  
1334 Security Features in On-chip Fabrics or Buses. (The MITRE Corporation).  
1335 Submission date 2020-12-10. Available at  
1336 <https://cwe.mitre.org/data/definitions/1318.html>
- 1337 [CWE-1319] Leger S, Narasipur R (2020) CWE-1319: Improper Protection against  
1338 Electromagnetic Fault Injection (EM-FI). (The MITRE Corporation). Submission  
1339 date 2020-12-10. Available at <https://cwe.mitre.org/data/definitions/1319.html>
- 1340 [CWE-1320] Khattri H, Kanuparthi A, Manna PK (2020) CWE-1320: Improper Protection for  
1341 Outbound Error Messages and Alert Signals. (The MITRE Corporation).  
1342 Submission date 2020-12-10. Available at  
1343 <https://cwe.mitre.org/data/definitions/1320.html>
- 1344 [CWE-1323] Khattri H, Manna PK, Kanuparthi AA (2020) CWE-1323: Improper Management of  
1345 Sensitive Trace Data. (The MITRE Corporation). Submission date 2020-12-10.  
1346 Available at <https://cwe.mitre.org/data/definitions/1323.html>
- 1347 [CWE-1326] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1326: Missing Immutable Root of  
1348 Trust in Hardware. (The MITRE Corporation). Submission date 2020-12-10.  
1349 Available at <https://cwe.mitre.org/data/definitions/1326.html>
- 1350 [CWE-1328] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1328: Security Version Number  
1351 Mutable to Older Versions. (The MITRE Corporation). Submission date 2020-12-  
1352 10. Available at <https://cwe.mitre.org/data/definitions/1328.html>
- 1353 [CWE-1329] CWE Content Team (2020) CWE-1329: Reliance on Component That is Not  
1354 Updateable. (The MITRE Corporation). Submission date 2020-12-10. Available at  
1355 <https://cwe.mitre.org/data/definitions/1329.html>

- 1356 [CWE-1330] Khattri H, Kanuparthi A, Manna PK (2020) CWE-1330: Remanent Data Readable  
1357 after Memory Erase. (The MITRE Corporation). Submission date 2020-12-10.  
1358 Available at <https://cwe.mitre.org/data/definitions/1330.html>
- 1359 [CWE-1331] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1331: Improper Isolation of  
1360 Shared Resources in Network On Chip (NoC). (The MITRE Corporation).  
1361 Submission date 2020-12-10. Available at  
1362 <https://cwe.mitre.org/data/definitions/1331.html>
- 1363 [CWE-1332] Woudenberg J (2020) CWE-1332: Improper Handling of Faults that Lead to  
1364 Instruction Skips. (The MITRE Corporation). Submission date 2020-12-10.  
1365 Available at <https://cwe.mitre.org/data/definitions/1332.html>
- 1366 [CWE-1334] Pangburn J (2020) CWE-1334: Unauthorized Error Injection Can Degrade  
1367 Hardware Redundancy. (The MITRE Corporation). Submission date 2020-12-10.  
1368 Available at <https://cwe.mitre.org/data/definitions/1334.html>
- 1369 [CWE-1338] Kanuparthi A, Khattri H, Manna PK (2020) CWE-1338: Improper Protections  
1370 Against Hardware Overheating. (The MITRE Corporation). Submission date 2020-  
1371 12-10. Available at <https://cwe.mitre.org/data/definitions/1338.html>
- 1372 [CWE-1342] Nordstrom A, Althoff A (2021) CWE-1342: Information Exposure through  
1373 Microarchitectural State after Transient Execution. (The MITRE Corporation).  
1374 Submission date 2021-10-28. Available at  
1375 <https://cwe.mitre.org/data/definitions/1342.html>
- 1376 [CWE-1351] Wortman PA (2021) CWE-1351: Improper Handling of Hardware Behavior in  
1377 Exceptionally Cold Environments. (The MITRE Corporation). Submission date  
1378 2021-07-20. Available at <https://cwe.mitre.org/data/definitions/1351.html>
- 1379 [CWE-1357] CWE Content Team (2022) CWE-1357: Reliance on Insufficiently Trustworthy  
1380 Component. (The MITRE Corporation). Submission date 2022-04-28. Available at  
1381 <https://cwe.mitre.org/data/definitions/1357.html>
- 1382 [CWE-1384] CWE Content Team (2022) CWE-1384: Improper Handling of Physical or  
1383 Environmental Conditions. (The MITRE Corporation). Submission date 2022-04-  
1384 28. Available at <https://cwe.mitre.org/data/definitions/1384.html>
- 1385 [CWE-1420] Constable SD (2024) CWE-1420: Exposure of Sensitive Information during  
1386 Transient Execution. (The MITRE Corporation). Submission date 2024-02-29.  
1387 Available at <https://cwe.mitre.org/data/definitions/1420.html>
- 1388 [CWE-1421] Constable SD (2024) CWE-1421: Exposure of Sensitive Information in Shared  
1389 Microarchitectural Structures during Transient Execution. (The MITRE  
1390 Corporation). Submission date 2024-02-29. Available at  
1391 <https://cwe.mitre.org/data/definitions/1421.html>
- 1392 [CWE-1422] Constable SD (2024) CWE-1422: Exposure of Sensitive Information caused by  
1393 Incorrect Data Forwarding during Transient Execution. (The MITRE Corporation).

- 1394 Submission date 2024-02-29. Available at  
1395 <https://cwe.mitre.org/data/definitions/1422.html>
- 1396 [CWE-1423] Constable SD (2024) CWE-1423: Exposure of Sensitive Information caused by  
1397 Shared Microarchitectural Predictor State that Influences Transient Execution.  
1398 (The MITRE Corporation). Submission date 2024-02-29. Available at  
1399 <https://cwe.mitre.org/data/definitions/1423.html>

1400 **Appendix A. List of Symbols, Abbreviations, and Acronyms**

- 1401 **CPU**
- 1402 Central Processing Unit
  
- 1403 **DoS**
- 1404 Denial of Service
  
- 1405 **FSM**
- 1406 Finite-State Machine
  
- 1407 **IP**
- 1408 Intellectual Property
  
- 1409 **JTAG**
- 1410 Joint Test Action Group
  
- 1411 **MMU**
- 1412 Memory Management Unit
  
- 1413 **MPU**
- 1414 Memory Protection Unit
  
- 1415 **NoC**
- 1416 Network-on-Chip
  
- 1417 **NVM**
- 1418 Non-Volatile Memory
  
- 1419 **OS**
- 1420 Operating System
  
- 1421 **OTP**
- 1422 One-Time Programmable Memory
  
- 1423 **ROM**
- 1424 Read-Only Memory
  
- 1425 **SEU**
- 1426 Single-Event Upset
  
- 1427 **SoC**
- 1428 System-on-a-Chip
  
- 1429 **TAP**
- 1430 Test Access Port
  
- 1431 **VM**
- 1432 Volatile Memory
  
- 1433

1434 **Appendix B. Analysis of the Complete Hardware Weakness Graph**

1435 Figure 1 in Sec. 3.2 shows the complete HW CWE graph. The root nodes are the seven HW  
1436 applicable pillars under the Research Concepts view. Table 1 provides statistics on the types of  
1437 CWEs in the graph.

1438 **Table 1. Statistics on the complete HW CWE graph**

	Non-HW CWEs	HW CWEs	All CWEs
All	50	108	158
Pillar	7	0	7
Class	25	6	31
Base	13	98	111
Variant	5	4	9
Compound	0	0	0

1439  
1440 To construct an HW CWE graph, create a directed graph for all CWEs using the relationships  
1441 provided by the Research Concepts view ([CWE-1000](#)). Remove all nodes that are unreachable  
1442 from any of the seven HW applicable pillars as well as all nodes without at least one HW CWE as  
1443 a descendant, unless they themselves are HW CWEs. Add in any edges from the Hardware  
1444 Design view ([CWE-1194](#)) that are not already in the graph.

1445 **B.1. Hardware Design Category Overlay**

1446 In Fig. 1, nodes with more than one outline belong to more than one HW design category.  
1447 There are four CWEs that belong to three categories: CWE-1248 to CWE-1195, CWE-1206, and  
1448 CWE-1388 and CWEs-1421, 1422, and 1423 to CWE-1198, CWE-1201, and CWE-1202. There are  
1449 12 CWEs that belong to two categories: CWE-1247, CWE-1255, and CWE-1332 to CWE-1206  
1450 and CWE-1388; CWE-1300 and CWE-1351 to CWE-1205 and CWE-1388; CWE-1059 to CWE-  
1451 1195 and CWE-1208; CWE-1232 to CWE-1199 and CWE-1206; CWE-1234 to CWE-1199 and  
1452 CWE-1207; CWE-1261 to CWE-1199 and CWE-1388; CWE-1314 to CWE-1198 and CWE-1206;  
1453 CWE-1342 and CWE-1420 to CWE-1201 and CWE-1202; and CWE-1351 to CWE-1205 and CWE-  
1454 1388.

1455

**Table 2. Mapping of HW CWEs to HW Categories**

CWE\Category	CWE-1195	CWE-1198	CWE-1199	CWE-1201	CWE-1202	CWE-1205	CWE-1206	CWE-1207	CWE-1208	CWE-1388
CWE-1248	✓						✓			✓
CWE-1247							✓			✓
CWE-1255							✓			✓
CWE-1332							✓			✓
CWE-1300						✓				✓
CWE-1351						✓				✓
CWE-1059	✓								✓	
CWE-1232			✓				✓			
CWE-1234			✓					✓		
CWE-1261			✓							✓
CWE-1314		✓					✓			
CWE-1342				✓	✓					
CWE-1420				✓	✓					
CWE-1421		✓		✓	✓					
CWE-1422		✓		✓	✓					
CWE-1423		✓		✓	✓					

**1456 B.2. Comparison of View-1000 and View-1194 Relationships**

1457 There are seven relationships that belong to both View-1000 and View-1194 depicted on the  
 1458 digraph with gradient black-to-red edges (arrows): CWE-226→CWE-1342, CWE-226→CWE-  
 1459 1239, CWE-1301→CWE-CWE-1330, CWE-203→CWE-CWE-1300, CWE-1420→CWE-1421, CWE-  
 1460 1422, and CWE-1423. Four other relationships belong only to view 1194 and are depicted with  
 1461 red edges (arrows): CWE-1294→CWE-1259, CWE-1294→1270, CWE-1294→CWE-1290, and  
 1462 CWE-1294→CWE-1292. The rest of the relations only belong to View-1000 and are depicted in  
 1463 black.

1464 The following parent-child relations are only present in View-1000, but both of their nodes  
 1465 pertain to View-1194 as well: CWE-1220→CWE-1222; CWE-1263→CWE-1243; CWE-  
 1466 1294→CWE-1302; CWE-1384→CWEs-1247, 1261, 1332, and 1351; CWE-226→CWEs-1272 and

1467 1301; CWE-203→CWE-1303; CWE-1300→CWE-1255; CWE-1357→CWEs-1329; CWE-  
1468 1329→1277 and 1310; and CWE-1059→CWEs-1053, 1110, 1111, 1112, and 1118.

1469 CWE-208 is only used in View-1194 as an intermediary, but both its parent and child pertain to  
1470 View-1194: CWE-20→CWE-208→CWE-1254.




1471 **Appendix C. Weakness Hierarchy — Improper Access Control**

1472 The CWEs for this pillar are listed in a strict hierarchical tree structure to allow for easy perusal  
1473 of all relevant CWEs. Some CWEs are duplicated because they appear under multiple classes  
1474 within the same pillar. The full graph view in Fig. 1 shows the complex relationships between  
1475 many of the HW CWEs.

1476 Each CWE is labelled with its abstraction type — Pillar: P, Class: C, Base: B, or Variant: V. Those  
1477 marked with \* are HW CWEs.

1478 CWE-284 P Improper Access Control

1479 Figure 27 shows the relationship of CWEs to each other and various attributes of the CWEs  
1480 (e.g., hardware category and CWE abstraction).



1481

1482

**Fig. 27. HW CWE Category Graph: Improper Access Control**

1483

- CWE-1191 B On-Chip Debug and Test Interface With Improper Access Control \*

1484

- CWE-1220 B Insufficient Granularity of Access Control \*

1485

- CWE-1222 V Insufficient Granularity of Address Regions Protected by Register Locks \*

1486

1487

- CWE-1224 B Improper Restriction of Write-Once Bit Fields \*

1488

- CWE-1231 B Improper Prevention of Lock Bit Modification \*

1489

- CWE-1233 B Security-Sensitive Hardware Controls with Missing Lock Bit Protection \*

1490

- CWE-1242 B Inclusion of Undocumented Features or Chicken Bits \*

- 1491 • CWE-1252 B CPU Hardware Not Configured to Support Exclusivity of Write and Execute  
1492 Operations \*
- 1493 • CWE-1257 B Improper Access Control Applied to Mirrored or Aliased Memory Regions \*
- 1494 • CWE-1259 B Improper Restriction of Security Token Assignment \*
- 1495 • CWE-1260 B Improper Handling of Overlap Between Protected Memory Ranges \*
- 1496 • CWE-1262 B Improper Access Control for Register Interface \*
- 1497 • CWE-1263 C Improper Physical Access Control \*
- 1498 ○ CWE-1243 B Sensitive Non-Volatile Information Not Protected During Debug \*
- 1499 • CWE-1267 B Policy Uses Obsolete Encoding \*
- 1500 • CWE-1268 B Policy Privileges are not Assigned Consistently Between Control and Data  
1501 Agents \*
- 1502 • CWE-1270 B Generation of Incorrect Security Tokens \*
- 1503 • CWE-1274 B Improper Access Control for Volatile Memory Containing Boot Code \*
- 1504 • CWE-1276 B Hardware Child Block Incorrectly Connected to Parent System \*
- 1505 • CWE-1280 B Access Control Check Implemented After Asset is Accessed \*
- 1506 • CWE-1283 B Mutable Attestation or Measurement Reporting Data \*
- 1507 • CWE-1290 B Incorrect Decoding of Security Identifiers \*
- 1508 • CWE-1292 B Incorrect Conversion of Security Identifiers \*
- 1509 • CWE-1294 C Insecure Security Identifier Mechanism \*
- 1510 ○ CWE-1302 B Missing Security Identifier \*
- 1511 • CWE-1296 B Incorrect Chaining or Granularity of Debug Components \*
- 1512 • CWE-1304 B Improperly Preserved Integrity of Hardware Configuration State During a  
1513 Power Save/Restore Operation \*
- 1514 • CWE-1311 B Improper Translation of Security Attributes by Fabric Bridge \*
- 1515 • CWE-1312 B Missing Protection for Mirrored Regions in On-Chip Fabric Firewall \*
- 1516 • CWE-1313 B Hardware Allows Activation of Test or Debug Logic at Runtime \*
- 1517 • CWE-1315 B Improper Setting of Bus Controlling Capability in Fabric End-point \*
- 1518 • CWE-1316 B Fabric-Address Map Allows Programming of Unwarranted Overlaps of  
1519 Protected and Unprotected Ranges \*
- 1520 • CWE-1317 B Improper Access Control in Fabric Bridge \*
- 1521 • CWE-1320 B Improper Protection for Outbound Error Messages and Alert Signals \*
- 1522 • CWE-1323 B Improper Management of Sensitive Trace Data \*

- 1523 • CWE-1334 B Unauthorized Error Injection Can Degrade Hardware Redundancy \*
- 1524 • CWE-285 C Improper Authorization
  - 1525 ○ CWE-1256 B Improper Restriction of Software Interfaces to Hardware Features \*
  - 1526 ○ CWE-1297 B Unprotected Confidential Information on Device is Accessible by OSAT Vendors \*
  - 1527
  - 1528 ○ CWE-1328 B Security Version Number Mutable to Older Versions \*
  - 1529 ○ CWE-732 C Incorrect Permission Assignment for Critical Resource
    - 1530 ▪ CWE-276 B Incorrect Default Permissions \*
  - 1531 ○ CWE-862 C Missing Authorization
    - 1532 ▪ CWE-1314 B Missing Write Protection for Parametric Data Values \*
  - 1533 ○ CWE-863 C Incorrect Authorization
    - 1534 ▪ CWE-1244 B Internal Asset Exposed to Unsafe Debug Access Level or State \*
    - 1535
- 1536 • CWE-287 C Improper Authentication
  - 1537 ○ CWE-306 B Missing Authentication for Critical Function
    - 1538 ▪ CWE-288 B Authentication Bypass Using an Alternate Path or Channel
      - 1539 • CWE-1299 B Missing Protection Mechanism for Alternate Hardware Interface \*
      - 1540
- 1541 • CWE-923 C Improper Restriction of Communication Channel to Intended Endpoints
  - 1542 ○ CWE-420 B Unprotected Alternate Channel
    - 1543 ▪ CWE-1299 B Missing Protection Mechanism for Alternate Hardware Interface \*
    - 1544

## 1545 **Appendix D. Weakness Hierarchy — Improper Adherence to Coding Standards**

1546 The CWEs for this pillar are listed in a strict hierarchical tree structure to allow for easy perusal  
1547 of all relevant CWEs. Some CWEs are duplicated because they appear under multiple classes  
1548 within the same pillar. The full graph view in Fig. 1 shows the complex relationships between  
1549 many of the HW CWEs.

1550 Each CWE is labelled with its abstraction type — Pillar: P, Class: C, Base: B, or Variant: V. Those  
1551 marked with \* are HW CWEs.

### 1552 CWE-710 P Improper Adherence to Coding Standards

- 1553 • CWE-1059 C Insufficient Technical Documentation \*
- 1554 ○ CWE-1053 B Missing Documentation for Design \*
- 1555 • CWE-1209 B Failure to Disable Reserved Bits \*
- 1556 • CWE-1357 C Reliance on Insufficiently Trustworthy Component \*
- 1557 ○ CWE-1329 B Reliance on Component That is Not Updateable \*
- 1558 ■ CWE-1277 B Firmware Not Updateable \*
- 1559 ■ CWE-1310 B Missing Ability to Patch ROM Code \*
- 1560 • CWE-573 C Improper Following of Specification by Caller
- 1561 ○ CWE-325 B Missing Cryptographic Step \*
- 1562 • CWE-657 C Violation of Secure Design Principles
- 1563 ○ CWE-1192 B System-on-Chip (SoC) Using Components without Unique,  
1564 Immutable Identifiers \*
- 1565 ○ CWE-653 B Improper Isolation or Compartmentalization
- 1566 ■ CWE-1189 B Improper Isolation of Shared Resources on System-on-a-Chip  
1567 (SoC) \*
- 1568 • CWE-1303 B Non-Transparent Sharing of Microarchitectural  
1569 Resources \*
- 1570 ■ CWE-1331 B Improper Isolation of Shared Resources in Network On Chip  
1571 (NoC) \*
- 1572 • CWE-684 C Incorrect Provision of Specified Functionality
- 1573 ○ CWE-1245 B Improper Finite State Machines (FSMs) in Hardware Logic \*
- 1574 ○ CWE-440 B Expected Behavior Violation \*

1575 **Appendix E. Weakness Hierarchy — Improper Check or Handling of Exceptional Conditions**

1576 The CWEs for this pillar are listed in a strict hierarchical tree structure to allow for easy perusal  
1577 of all relevant CWEs. Some CWEs are duplicated because they appear under multiple classes  
1578 within the same pillar. The full graph view in Fig. 1 shows the complex relationships between  
1579 many of the HW CWEs.

1580 Each CWE is labelled with its abstraction type — Pillar: P, Class: C, Base: B, or Variant: V. Those  
1581 marked with \* are HW CWEs.

1582 CWE-703 P Improper Check or Handling of Exceptional Conditions

- 1583 • CWE-1384 C Improper Handling of Physical or Environmental Conditions \*
- 1584 ○ CWE-1247 B Improper Protection Against Voltage and Clock Glitches \*
- 1585 ○ CWE-1261 B Improper Handling of Single Event Upsets \*
- 1586 ○ CWE-1332 B Improper Handling of Faults that Lead to Instruction Skips \*
- 1587 ○ CWE-1351 B Improper Handling of Hardware Behavior in Exceptionally Cold  
1588 Environments \*

## 1589 **Appendix F. Weakness Hierarchy — Improper Control of a Resource Through its Lifetime**

1590 The CWEs for this pillar are listed in a strict hierarchical tree structure to allow for easy perusal  
1591 of all relevant CWEs. Some CWEs are duplicated because they appear under multiple classes  
1592 within the same pillar. The full graph view in Fig. 1 shows the complex relationships between  
1593 many of the HW CWEs.

1594 Each CWE is labelled with its abstraction type — Pillar: P, Class: C, Base: B, or Variant: V. Those  
1595 marked with \* are HW CWEs.

### 1596 CWE-664 P Improper Control of a Resource Through its Lifetime

- 1597 • CWE-1250 B Improper Preservation of Consistency Between Independent  
1598 Representations of Shared State \*
- 1599 ○ CWE-1251 B Mirrored Regions with Different Values \*
- 1600 • CWE-1329 B Reliance on Component That is Not Updateable \*
- 1601 ○ CWE-1277 B Firmware Not Updateable \*
- 1602 ○ CWE-1310 B Missing Ability to Patch ROM Code \*
- 1603 • CWE-400 C Uncontrolled Resource Consumption
- 1604 ○ CWE-1246 B Improper Write Handling in Limited-write Non-Volatile Memories \*
- 1605 • CWE-404 C Improper Resource Shutdown or Release
- 1606 ○ CWE-1266 B Improper Scrubbing of Sensitive Data from Decommissioned Device  
1607 \*
- 1608 ○ CWE-459 B Incomplete Cleanup
  - 1609 ■ CWE-226 B Sensitive Information in Resource Not Removed Before Reuse  
1610 \*
  - 1611 • CWE-1239 V Improper Zeroization of Hardware Register \*
  - 1612 • CWE-1272 B Sensitive Information Uncleared Before  
1613 Debug/Power State Transition \*
  - 1614 • CWE-1301 B Insufficient or Incomplete Data Removal within  
1615 Hardware Component \*
    - 1616 ○ CWE-1330 V Remanent Data Readable after Memory Erase  
1617 \*
  - 1618 • CWE-1342 B Information Exposure through Microarchitectural  
1619 State after Transient Execution \*
- 1620 • CWE-610 C Externally Controlled Reference to a Resource in Another Sphere
- 1621 ○ CWE-441 C Unintended Proxy or Intermediary ('Confused Deputy') \*
- 1622 • CWE-662 C Improper Synchronization

- 1623 ○ CWE-667 C Improper Locking
- 1624     ▪ CWE-1232 B Improper Lock Behavior After Power State Transition \*
- 1625     ▪ CWE-1233 B Security-Sensitive Hardware Controls with Missing Lock Bit
- 1626     Protection \*
- 1627     ▪ CWE-1234 B Hardware Internal or Debug Modes Allow Override of Locks
- 1628     \*
- 1629 ○ CWE-821 B Incorrect Synchronization
- 1630     ▪ CWE-1264 B Hardware Logic with Insecure De-Synchronization between
- 1631     Control and Data Channels \*
- 1632 ● CWE-665 C Improper Initialization
- 1633     ○ CWE-1279 B Cryptographic Operations are run Before Supporting Units are
- 1634     Ready \*
- 1635     ○ CWE-1419 C Incorrect Initialization of Resource
- 1636     ▪ CWE-1221 B Incorrect Register Defaults or Module Parameters \*
- 1637     ○ CWE-909 C Missing Initialization of Resource
- 1638     ▪ CWE-1271 B Uninitialized Value on Reset for Registers Holding Security
- 1639     Settings \*
- 1640 ● CWE-668 C Exposure of Resource to Wrong Sphere
- 1641     ○ CWE-1189 B Improper Isolation of Shared Resources on System-on-a-Chip (SoC)
- 1642     \*
- 1643     ▪ CWE-1303 B Non-Transparent Sharing of Microarchitectural Resources \*
- 1644     ○ CWE-1282 B Assumed-Immutable Data is Stored in Writable Memory \*
- 1645     ○ CWE-1331 B Improper Isolation of Shared Resources in Network On Chip (NoC) \*
- 1646     ○ CWE-200 C Exposure of Sensitive Information to an Unauthorized Actor
- 1647     ▪ CWE-1258 B Exposure of Sensitive System Information Due to Uncleared
- 1648     Debug Information \*
- 1649     ▪ CWE-1273 B Device Unlock Credential Sharing \*
- 1650     ▪ CWE-1295 B Debug Messages Revealing Unnecessary Information \*
- 1651     ▪ CWE-203 B Observable Discrepancy \*
- 1652     ● CWE-1300 B Improper Protection of Physical Side Channels \*
- 1653         ○ CWE-1255 V Comparison Logic is Vulnerable to Power
- 1654         Side-Channel Attacks \*
- 1655     ● CWE-1303 B Non-Transparent Sharing of Microarchitectural
- 1656     Resources \*



- 1657
  - CWE-208 B Observable Timing Discrepancy
- 1658
  - CWE-1254 B Incorrect Comparison Logic Granularity \*
- 1659
  - CWE-732 C Incorrect Permission Assignment for Critical Resource
- 1660
  - CWE-276 B Incorrect Default Permissions \*
- 1661
  - CWE-669 C Incorrect Resource Transfer Between Spheres
- 1662
  - CWE-212 B Improper Removal of Sensitive Information Before Storage or
- 1663
  - Transfer
- 1664
  - CWE-1258 B Exposure of Sensitive System Information Due to Uncleared
- 1665
  - Debug Information \*
- 1666
  - CWE-226 B Sensitive Information in Resource Not Removed Before Reuse
- 1667
  - \*
- 1668
  - CWE-1239 V Improper Zeroization of Hardware Register \*
- 1669
  - CWE-1272 B Sensitive Information Uncleared Before
- 1670
  - Debug/Power State Transition \*
- 1671
  - CWE-1301 B Insufficient or Incomplete Data Removal within
- 1672
  - Hardware Component \*
- 1673
  - CWE-1330 V Remanent Data Readable after Memory Erase
- 1674
  - \*
- 1675
  - CWE-1342 B Information Exposure through Microarchitectural
- 1676
  - State after Transient Execution \*

1677 **Appendix G. Weakness Hierarchy — Incorrect Comparison**

1678 The CWEs for this pillar are listed in a strict hierarchical tree structure to allow for easy perusal  
1679 of all relevant CWEs. Some CWEs are duplicated because they appear under multiple classes  
1680 within the same pillar. The full graph view in Fig. 1 shows the complex relationships between  
1681 many of the HW CWEs.

1682 Each CWE is labelled with its abstraction type — Pillar: P, Class: C, Base: B, or Variant: V. Those  
1683 marked with \* are HW CWEs.

1684 CWE-697 P Incorrect Comparison

- 1685       • CWE-1254 B Incorrect Comparison Logic Granularity \*

## 1686 **Appendix H. Weakness Hierarchy — Insufficient Control Flow Management**

1687 The CWEs for this pillar are listed in a strict hierarchical tree structure to allow for easy perusal  
1688 of all relevant CWEs. Some CWEs are duplicated because they appear under multiple classes  
1689 within the same pillar. The full graph view in Fig. 1 shows the complex relationships between  
1690 many of the HW CWEs.

1691 Each CWE is labelled with its abstraction type — Pillar: P, Class: C, Base: B, or Variant: V. Those  
1692 marked with \* are HW CWEs.

### 1693 CWE-691 P Insufficient Control Flow Management

- 1694 • CWE-1279 B Cryptographic Operations are run Before Supporting Units are Ready \*
  - 1695 • CWE-1281 B Sequence of Processor Instructions Leads to Unexpected Behavior \*
  - 1696 • CWE-362 C Concurrent Execution using Shared Resource with Improper Synchronization  
1697 ('Race Condition')
    - 1698 ○ CWE-1223 B Race Condition for Write-Once Attributes \*
    - 1699 ○ CWE-1298 B Hardware Logic Contains Race Conditions \*
  - 1700 • CWE-662 C Improper Synchronization
    - 1701 ○ CWE-667 C Improper Locking
      - 1702 ■ CWE-1232 B Improper Lock Behavior After Power State Transition \*
      - 1703 ■ CWE-1233 B Security-Sensitive Hardware Controls with Missing Lock Bit  
1704 Protection \*
      - 1705 ■ CWE-1234 B Hardware Internal or Debug Modes Allow Override of Locks  
1706 \*
    - 1707 ○ CWE-821 B Incorrect Synchronization
      - 1708 ■ CWE-1264 B Hardware Logic with Insecure De-Synchronization between  
1709 Control and Data Channels \*
  - 1710 • CWE-696 C Incorrect Behavior Order
    - 1711 ○ CWE-1190 B DMA Device Enabled Too Early in Boot Phase \*
    - 1712 ○ CWE-1193 B Power-On of Untrusted Execution Core Before Enabling Fabric  
1713 Access Control \*
    - 1714 ○ CWE-1280 B Access Control Check Implemented After Asset is Accessed \*
- 1715

## 1716 **Appendix I. Weakness Hierarchy — Protection Mechanism Failure**

1717 The CWEs for this pillar are listed in a strict hierarchical tree structure to allow for easy perusal  
1718 of all relevant CWEs. Some CWEs are duplicated because they appear under multiple classes  
1719 within the same pillar. The full graph view in Fig. 1 shows the complex relationships between  
1720 many of the HW CWEs.

1721 Each CWE is labelled with its abstraction type — Pillar: P, Class: C, Base: B, or Variant: V. Those  
1722 marked with \* are HW CWEs.

### 1723 CWE-693 P Protection Mechanism Failure

- 1724 • CWE-1248 B Semiconductor Defects in Hardware Logic with Security-Sensitive  
1725 Implications \*
- 1726 • CWE-1253 B Incorrect Selection of Fuse Values \*
- 1727 • CWE-1269 B Product Released in Non-Release Configuration \*
- 1728 • CWE-1278 B Missing Protection Against Hardware Reverse Engineering Using Integrated  
1729 Circuit (IC) Imaging Techniques \*
- 1730 • CWE-1291 B Public Key Re-Use for Signing both Debug and Production Code \*
- 1731 • CWE-1318 B Missing Support for Security Features in On-chip Fabrics or Buses \*
- 1732 • CWE-1319 B Improper Protection against Electromagnetic Fault Injection (EM-FI) \*
- 1733 • CWE-1326 B Missing Immutable Root of Trust in Hardware \*
- 1734 • CWE-1338 B Improper Protections Against Hardware Overheating \*
- 1735 • CWE-311 C Missing Encryption of Sensitive Data
- 1736 ○ CWE-319 B Cleartext Transmission of Sensitive Information \*
- 1737 • CWE-327 C Use of a Broken or Risky Cryptographic Algorithm
- 1738 ○ CWE-1240 B Use of a Cryptographic Primitive with a Risky Implementation \*
- 1739 • CWE-330 C Use of Insufficiently Random Values
- 1740 ○ CWE-1241 B Use of Predictable Algorithm in Random Number Generator \*
- 1741 • CWE-653 B Improper Isolation or Compartmentalization
- 1742 ○ CWE-1189 B Improper Isolation of Shared Resources on System-on-a-Chip (SoC)  
1743 \*
- 1744 ■ CWE-1303 B Non-Transparent Sharing of Microarchitectural Resources \*
- 1745 ○ CWE-1331 B Improper Isolation of Shared Resources in Network On Chip (NoC) \*
- 1746